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Introduction
The NMSU Center for Space Telemetering and Telecommunications systems
has been, and is currently, engaged in the investigation of trellis-coded
modulation (TCM) communication systems [1] [2] [3] [4] [5] [6] [7] [8] [9] [10]. In
particular, TCM utilizing M-ary phase shift keying is being studied. One
particular aspect of MPSK TCM that is being evaluated is synchronization.
Although proper synchronization is often assumed in theoretical discussions of
MPSK TCM systems, obtaining it is a complicated process. In an MPSK TCM
receiver several parameters that concern the timing of the signal must be
recovered in order to begin decoding. In general there are three levels of
synchronization in an MPSK TCM system. Carrier synchronization, symbol
synchronization, and branch synchronization all must be obtained before any
TCM data can be correctly decoded. The first of these, carrier synchronization, is
generally considered to be the most difficult.
The study of carrier synchronization in an MPSK TCM environment, or in
MPSK systems in general, has been one of the two main thrusts of this grant [5]
[11]. This study has involved both theoretical modelling and software simulation
of the cartier synchronization problem. The second area of concentration on the
grant has also involved a carrier synchronization problem. However, it has
encompassed a hardware proiect instead of a software one. To show that 8-PSK
TCM can be used on an existing satellite channel, a NASA White Sands ground
terminal (WSGT) high rate demodulator (HRD) has been modified. The HRD's
original purpose was to support binary PSK (BPSK) and quadrature (O.PSK)
demodulation and cartier synchronization. The grant has supported the design
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and implementation of a modification to an HRD to allow it to perform 8-PSK
demodulation and cartier synchronization. The modified HRD was then used on
an existing tracking and data relay satellite (TDRS) channel in a demonstration of
8-PSK TCM.
The first part of this report is a discussion of the MPSK carrier
synchronization problem. The available solutions are considered and the chosen
solution, a decision-directed carrier tracking loop, is then described in depth. In
the second part, the theoretical modelling and software simulations of the
solution are presented. The theoretical studies that have been conducted have
concentrated heavily on using mathematical models to analyze different aspects
of a maximum a posteriori (MAP) MPSK carrier tracking loop, e.g., squaring loss.
The carrier synchronization simulations have been conducted on a desktop
workstation and have demonstrated some interesting characteristics of MPSK
carrier tracking. The simulations have verified the carrier tracking models are
accurate and confirmed that the mathematical approximation for MPSK squaring
loss that is being used is accurate. The final part contains a discussion of the HRD
hardware modification project. The origInal HRD mode of operation is reviewed
and then the modifications are presented. And finally, the modified HRD's
performance is examined. The report ends with some conclusions about the
results of both projects and some areas of study that remain to be explored.
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Part 1: MPSK Carrier Synchronization
Phase shift keying a sinusoid in order to transmit digital information
results in a double-sideband suppressed carrier signal. The absence of the
carrier in the spectrum makes coherent demodulation more difficult. There are
several methods that are available to remedy this problem.
The first of the available methods is the "times N" loop. In a times N loop,
shown in Figure 1, the MPSK signal is multiplied by itself N times. The N in the
loop's name refers to the M in MPSK. By performing this multiplication the data
is effectively multiplied out resulting in a spectral component at a frequency of
N times the carrier that can be tracked. Unfortunately, as N, i.e., M, increases the
frequency at which the carrier phase tracking loop must operate increases. For
example, a 370 mega-Hertz (MHz) 16-PSK signal would require a "times 16" loop.
The quiescent frequency in the loop would then be approximately 6 Gigahertz.
Implementing a carrier tracking loop at such a frequency can be prohibitory
because of the difficulties involved with working at such a high frequency.
Another method which can be used to achieve carrier synchronization is
feed-forward synchronization [12]. The most noticeable feature of the feed-
forward system is that it contains no phase-lock loops. The system estimates
carrier phase by calculating its arctangent over 2N+1 samples where N is varied
depending on the signal to noise ratio. The feed-forward system is shown in
Figure 2. This system is useful in burst communication applications since the
possibility of hang-up during acquisition can be significantly reduced. In
evaluating the implementation requirements it is noted that there are four
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phase detectors required to receive the data. Further, the phase recovery anit
requires a substantial amount of digital circuitry.
The third method that will be discussed is the decision-directed estimation
loop. This loop has several variation. Certain types of Costas loops,
demodulation/remodulation loops, reverse modulation loops, and MAP phase
estimation loops are all forms of decision-directed loops. These loops recover
some form of the transmitted data. This decision, about what was transmitted, is
then used, in varying ways, to effectively remove the modulation.
One particular type of Costas loop, that was simulated during the course of
the project is the Leclert and Vandamme variation [13]. It is shown in Figure 3.
An error signal that drives a VCO is calculated from several hard-limiter
processors, each related to the recovered data. The hard limiters provide the
inputs to dual polar quantizers which estimate the transmitted phase. These
estimates are then used along with the hard lirniter outputs to calculate an error
signal.
Two more types of decision-directed loops are the
demodulation/remodulation loop and reverse modulation loop. In the former,
the quadrature, baseband, data is recovered and then modulated onto the local
VCO. This locally generated MPSK signal is then phase compared with the
received signal. If good decisions are being made then the only phase difference
between the two signals will be due to a carrier phase offset. In the reverse
modulation loop recovered baseband data is "reverse" modulated on to the
received signal. The resultant signal will have a spectral component at the
carrier frequency that can be tracked. Further, In reverse modulation loops, like
feed-forward systems, the chance of hang-up during acquisition can be avoided.
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The fourth type of decision-directed loop that will be discussed is the MAP
phase estimation loop. This loop uses an optimum a posteriori phase estimation
process to determine what the most likely transmitted signal phase was. This
estimate, utilized in rectilinear form, is then used to calculate an error signal to
drive a local oscillator. The MAP phase estimation loop is shown in Figure 4.
In deciding which loop to use to study the MPSK carrier synchronization
problem, several criteria were considered. First, the adaptabili W of the
technique to MPSK systems was evaluated. Hardware requirements played a
major roll in this evaluation. "Times N" loops are adaptable to MPSK
environments but at very high costs. To support an M of 2,4,8, or 16 would, in
effect, require four receivers if it were done in analog circuitry. A digital
implementation would require substantial circuitry as well, and some form of
wide bandwidth numerically controlled oscillator to achieve the range of from
twice the carrier to 16 times the carrier.
The overall circuit complexity was considered as well. Although for
modelling purposes this is perhaps not as important a consideration, the
extension of this research into the construction of actual hardware made it
pressing to consider overall complexity. The last loop described, the decision-
directed MAP phase estimation loop has the simplest circuitry, relative to the
other loops when considering an MPSK application. The MAP loop has two phase
detectors, and one controlled oscillator. In a part-digital implementation of an
MPSK MAP loop two programmable memories can be used to calculate the error
signal for all M. An equivalent feed-forward system would require another,
fixed, oscillator and four phase detectors. The feed-forward system would also
require more digital circuitry to compute its estimation of the phase. Similarly,
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the Leclert and Vandamme Costas loop variation would require more digital
circuitry with its dual polar quantizers while not increasing the analog circuitry
required. The demodulation/remodulation loop and reverse modulation loops
also substantially increase the amount of required hardware, particularly the
analog hardware, in achieving an MPSK system.
At this stage of the evaluation it was decided that some form of decision-
directed loop would be used. Because of the circuit complexity of the
demodulation/rernodulation loop (it contains two phase locked loops) and that of
the reverse modulation loop it was further decided that either the Leclert and
Vandamme or the MAP phase estimation loop would be used.
Preliminary simulations of the Leclert and Vandamme Costas variation
showed that its performance did not exceed that of the MAP phase estimation
loop. In fact, within a nearly negligible margin its simulation performance was
inferior to that of the MAP estimation loop. This performance difference is
attributable to the Leclert and Vandamme's all digital circuity which results in a
loop that performs like a "bang-bang" servo control. It should be stressed that
the difference in performance was minimal. The difference, however, in required
digital circuitry was substantial enough to allow a choice to be made between
the two final contenders. The MAP phase estimation loop was chosen for its
performance, and ease of implementation. Its easier implementation also made
analysis and modelling that much more obtainable.
To further understand the analysis and modelling of the MAP phase
estimation loop in the next part of this report a brief discussion of the mechanics
of the loop and of the application of MAP estimation to carrier phase is now
presented. As shown in Figure 4, the MAP estimation of carrier phase uses a
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quadrature channel carrier recovery loop and a single polar phase estimator.
Using the output of quadrature channel matched filters, the polar phase
estimator makes a hard decision as to what modulation data was transmitted
during the last symbol period. This estimate is then used in conjunction with the
filter outputs to generate an error signal. The error signal is passed to a loop
filter and voltage controlled oscillator (VCO) which generates the local carrier
reference for demodulation.
The MAP estimator performs several functions in making its decision as to
what was transmitted. First it obtains the phase angle that is conveyed with I
and Qby taking the arctangent of the ratio Q/I. The angle is then compared with
each possible modulation angle (e.g., in 8-PSK the modulation angles could be
chosen as n/16, 3_/16, 5n/16, 7n/16, 9n/16, 11n/16, 13n/16, and 15n/16). The
modulation angle that is closest to the received angle is selected as the maximum
a posteriori estimate to the transmitted angle. The cosine and sine of the
estimate, ] and (_ are computed and used to generate an error signal.
To form the error signal the output of the I and Qmatched filters are
multiplied by the sine and cosine angle estimates, respectively. This is shown in
Figure 4. The difference between the two products is the error signal. This is also
shown, in Figure 4, as the input to the filter. In the absence of symbol errors this
is the traditional phase-locked loop (PLL) tracking error quanti W which occurs
with a mixing phase detector and sinusoidal inputs. With the use of a filter
whose Laplace transform is l+a/s and in the absence of symbol errors this
tracking system performs identically to a 2nd order PLL.
The above mentioned phase estimation process utilizes the MAP estimation
technique but is actually an approximation to the exact MAP solution. To
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understand the reason for this approximation it is necessary to explain the MAP
estimation process in detail. The explanation follows the consideration that the
goal is to obtain an error signal which can be used to track phase errors between
a received PSK signal and a local receiver VCO. To begin the explanation
consider a received PSK signal written in the form:
R(t) = S[t,0T(t),0m(t)] + N(t) (1)
where S[o] is the PSK signal, t is time, 0T(t) is the transmitter carrier phase
referenced to the receiver VCO, 0rn(t) represents the PSK symbol, and N(t) is
additive white Gaussian noise. A PSK decision-directed loop estimates the
transmitter phase and uses this estimate to remove the modulation from the
received carrier in the process generating an error signal which contains
information regarding only the transmitter phase offset from the receiver VCO.
The optimum estimate of the transmitter phase, 0T, is determined using
MAP estimation. The estimate of this phase is denoted _(R(t)) or just _(R). The a
posteriori information is the received signal. Using this information, the estimate
that maximizes the a posteriori conditional density, P(0T/R) is called the MAP
estimate [14, pg. 57]. Using the monotonic nature of the natural logarithm, a
necessary, but not sufficient, condition for the maximum can obtained by
determining the estimate for which
Oln(P(0TIR))
DOT
0 T = OMAp(R)
= 0 (2).
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Technically, to complete the test for maximizing P(0IR), any estimate that
satisfies (2) must also be evaluated to see if it is the absolute maximum.
Using Bayes' theorem in this problem
P(RI0 T) P(0 T)
P(0TIR) = P(R) (3)
equation (2) can be written
_In(P(R[0 T))
_0 T
0 T = f)MAP(R)
+
O in(V(0V))
c_0T
0 T = 0MAp(R)
_ln(V(R))
DOT
0 T = Or,t_,p(R)
= 0 (4).
The third partial derivative is zero. The second partial derivative will be zero
since the transmitter phase is uniformly distributed in the interval [0,2n]. In that
case (4) reduces to
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_ln(P(RIOT))
_0 T
0T = OMAp(R)
= o (s).
From (5) it is seen that maximizing the a posteriori density function is
equivalent to maximizing the transitional density function. This transitional
density function is often referred to as the "likelihood function" [14, pg. 65].
Therefore, in this case the MAP estimate is equivalent to the maximum
likelihood estimate.
Equation (5) represents an error signal that can be used to track phase. In
analyzing (5) the type of modulation will be restricted to M-ary PSK with M = 8.
From Simon [15] the left side of (5), before the substitution is conducted, can be
stated
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o31n(P(RI0 T))
O_0T
i cos, ,ilt  cos,  ]
cos  cos,  lcos  cos( ,,1
3n
1+ cosh[Nf_cos(_cosl_cos(___)i1
+
1 + n 3n I
cosh[ff2cos(_)Q]cosh[ff2cos(-g-) ]
3n
,_/2cos(_) I] tanh[ff2 cos (--g-)Q]
n 3n
cosh_f2cos(g)Q_cosh[ff2cos(-_-) I]
3/r
1 + cosh_.hf_COS(__8__)Q._cosh_f_cos(_ ) I]
[_cos(-_)Q_tan_ _/2cos(8) I]
n 3ncos  cos, 4cos   o   ,,l
3n n
(6)
where
T
Q= K f R(t)sin(mct + 0o) dt
0
and
T
i = Kf R(t)coS(Oct + 0o) dt
0
(7)
are the quadrature arm correlator outputs in the receiver and eo is the VCO
phase. Generating such an error signal in hardware is difficult. Fortunately,
approximations can be used to simplify the implementation.
For the case when high signal to noise ratios (SNR) are used tanh(x) can be
approximated by sgn(x), the sign of x. Similarly cosh(x) can be approximated by
0.5exp(x). In the high SNR implementation the MAP estimation procedure has
essentially been reduced to determining the best estimate of the transmitted
data components. These are found by taking the arctangent of _. This quantity
is then compared with all eight of the possible transmitted phases. Which ever
O_.
one of the eight possible transmitted phases is closed to the arctangent of T is
selected as the best estimate of what was transmitted. The quadrature and
inphase estimates are computed from this phase and passed to the cross-arm
multipliers in the loop. As was mentioned previously, the error signal that
results is Q'I - I Q,
This approximation is appropriate for the SNR's beIng considered for MPSK
operation. Now with an understanding of the decision-directed MAP carrier
phase estimation process it is possible to analyze and simulate it, with respect to
specific characteristics of interest. This the subject of the next part of this report.
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Part 2: Modelling and Simulating MPSK Carrier Synchronization
The analytical investigation into using MAP estimation for the purpose of
tracking the carrier phase of an MPSK system has concentrated on the
development of a meaningful mathematical model which can be easily simulated
for any M, Once a simulator was constructed it was used to study squaring loss,
an important performance characteristic in the study of carrier synchronizers.
The mathematical model is best understood by reconsidering the error signal
mentioned in Part 1 to be a function of the phase detector characteristic. By
constructing the error signal in this manner the model can be easily simulated.
Consider the input to the MAP synchronizer in Figure 4 as
r(t) = s(t) + w(t) (8)
where s(t) is the M-PSK transmitted signal
s(t) = cos( t + Om+ _)
(9)
No
and w(t) is white noise with power spectral density -_--. The energy per symbol
is denoted as Es and the symbol period is T, The carrier frequency is o_c and the
M-PSK symbol that is transmitted is designated as Om where
2M
em = -M i = 0,1, ..... M-1 (10).
13
The term q)i is the phase offset of the received signal. The corresponding
integrator outputs are
T
I = g f r(t)
0
T
Q=g _ r(t)
0
cos(tact + _0o) and
sin(tact + _o) (11)
where _ is the phase offset of the reference VCO and g is the gain of the
integrators, These two equations can be rewritten as
I = Is + Ni and O_=Qs+Nq (12)
where Ni and Nq are zero mean Gaussian random variables with equal variances
I'----"
of ¢s2 No ._/2___
= 2Es" To evaluate Is and Qs we let g = _esJ and _ = _ - _o. Now
performing the integration and inserting the values for g and _ we have
Is = cos( Om + ¢p) and Qs = sin( 0m + cp) (13).
Since the signal components Is and Qs are separate from their corresponding
noise terms Ni and Nq, the error signal
e(t) = 0_1- I 6_ (14)
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becomes
e(t) = Qs'I + Nq'I- Is0_- NiO. (15).
The tracking loop's error signal is comprised of two quantities of
information. The phase detector characteristic and a noise term. The phase
detector characteristic is the expected value of the error signal and since the
noise terms Ni and Nq have expected values of 0
PD(qo) = E[e(t)] = E[Qs'I - Is0_] (16).
The error signal can now be expressed as
e(t) = PD(qo) + Ne(t) (17)
where Ne(t) = Nq]- Ni(_ (18).
Having obtained an expression for the error function in terms of the phase
detector characteristic the baseband model can now be constructed as shown in
Figure 5(a). The phase offset from the VCO is subtracted from the received phase
and this difference is what is passed to the phase detector. The noise term Ne(t)
is subsequently added and the result is passed to the loop filter.
Figure 5(b) shows the modification to the baseband model that is made to
perform a simulation of the tracking loop. In effect, equation (15) is calculated to
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determine the error signal. The noise terms and the data are obtained using
simple random number generators. The error is passed to a discrete time
transfer function that performs the filtering and VCO integration. The resulting
phase is retained for the following iteration. It should be noted that the phase
detector gain at high SNRwas fixed at 1.
The simulator that was constructed utilizes the C programming language.
The code is broken up into several subroutines, each performing clearly defined
functions in the tracking process. This made it possible to conduct simulation
changes and variations efficiently. There are as many as 12 subroutines in a
simulation depending on what features are required for a particular test. The
simulation is a time simulation that has a starting point and end point
determined by the number of samples to be taken. For example, in evaluating a
phase-step response of the tracking loop 10,000 samples may be used, where as,
in a phase error variance simulation where independent samples are needed for
the variance calculation, upwards of 64,000 samples may be used. An example
simulation code, that calculates phase error variance, is contained in Appendix 1.
To demonstrate that the simulations were accurate, normalized step
responses of the carrier tracking loop simulator for BPSK, QPSK, 8PSK, and 16
PSK formats and random phase data were obtained. The step responses were
compared to theoretical responses for second order control loops and determined
to be accurate [16, pg. 49].
The random phase data collected with the simulator formed the second
simulator test. The most important performance parameter associated with
carrier tracking loops is the phase jitter in the loop versus SNR, since the jitter
results in estimation performance loss. The variance is due to two factors. The
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first occurs in all PLL's and reflects the presence of noise in the incoming signal.
The second factor is attributable to the use of a particular type of modulation
and carrier tracking loop. This second factor is most often referred to as the
squaring loss (the term was originally applied to BPSK squaring carrier loops).
The analytical solution for BPSKand O_PSKsquaring loss is available in the
current literature. The exact solution for the squaring loss in the 8 and 16 PSK
loop is difficult to obtain and is, to date, unavailable. However, an approximation
to the exact solution, which neglects self-noise, has proved adequate in analyzing
the 8 and 16 PSK carrier tracking loop simulations. The phase error variance can
be expressed as
No BL
_q2 = 2Es SR * SL -1 (19)
where Es/No is the ratio of the energy per symbol to noise spectral density, SR is
the symbol rate, BL is the loop noise bandwidth, and SL is the squaring loss of
the phase detector. The squaring loss is the increase in phase jitter within the
loop over a conventional PLL of the same bandwidth due to the nonlinearity
involved in the phase detection process, i.e. the phase detector output PD is
given by
PD(_) = [O__-I0.] (20)
where, I & O are the analog outputs of the I & Qchannel matched jitters, "I & O_
are the hard decision channel outputs and cpis the phase error. The squaring loss
is generated from two physical actions and these are:
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(1) The phase detector gain (even at constant signal levels) depends upon the
SNR through I and Qand goes down as the error rate goes up. This increases the
jitter in the loop because there is less signal to track at a given SNR.
(2) The variance of the equivalent noise term in the loop is also affected by
the presence of errors. Generally, this effect lessens the phase error by a slight
amount.
The affects upon the variance of noise are very secondary, as will be shown for a
Q PSK loop. It can be shown by linear loop analysis that the squaring loss
neglecting the effects of errors on the noise term is given by
SL (SNR) = 1/G 2 (21)
where G is the gain of the phase detector at zero phase error normalized to one
at high SNR. The model used for evaluating phase detector gain is shown in
Figure 6. With this model I & O_are ready shown to be independent Gaussian
random variables with statistics given by:
m I = Cos(Om + _0)
2 No
oI = 2E s
2 No
mQ.= -Sin(Om + _) OQ. = 2E----s"
' 18
The phase detector characteristic, PD0p), is the expected value of the error signal
shown in Figure 6, i.e.,
PDOp) = E[ISin0m - QCos0rn] (22)
To see how the phase detector works consider the no noise case and a static
phase error of q_which is small compared to 2n/M. Then
I = Cos(em + _)
0_= -Sin(em + _)
0 = Om
and PD (q_) is given by
PD(_) = Cos(Om + _o)SinOm + Sin(Om + _o)CosOm
or PD(_) = Sin(_) for no noise. (23)
Of course, if the phase error is larger than n/M then _ will be equal to the value
of modulation phase nearest to 0m + q_and thus the phase detector characteristic
is periodic in q_with period of 2_/M. The phase detector characteristic in (22) can
be evaluated by averaging over the noise and the data as follows "
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PD(_0) = E [[Cos(0m + _0)+ Ni]Sini_
+ [Sin (em + _0)+ NO..] Cos_}
2_i
or PD(_0) = E{Sin(_- --M---)} (24)
where i is the hard decision at the output of the polar estimator. It follows that
M- 1 2_i
PD(qo) = _ Pr(il0) Sin (_-_--)
i=0
(25)
where we have fixed the transmitted data symbol at zero since PD(q_) is totally
symmetrical with respect to transmitted symbols and Pr(ilO) is the probability of
a hard decision on phase being in the i'th sector given Om = O. This expression
can be evaluated for all forms of MPSK using the fact that the density function of
phase is given by:
1 -Es/No [1 + Z 2_ne Z2/2 Q(-Z)]
r(v) = _n e
Z ._ 2_Scos(v)
= _/No (26)
and performing the indicated integration of (26) numerically to obtain Pr(ilO). A
typical set of phase detector characteristics are shown in Figure 7 for an 8PSK
loop. The periodicity and the gain reduction with decreasing SNR are apparent.
The gain of the phase detector is obtained by calculating the slope of PD(q_) at
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q_=0. The resulting squaring loss for QPSK is shown in Figure 8 for this technique
and a more exact analysis from Hinedi and Lindsey [17]. As discussed
previously, the squaring loss given by the approximation and the result
including the effects of noise correlation are within .5dB Es/No of each other for
all reasonable values of Es/No, The squaring loss calculated by this technique for
all 4 loop Wpes is shown in Figure 9. Note, the very large differences in squaring
loss between the various schemes. At a SNR where squaring loss may be
negligible for BPSK it can be prohibitory for 16 PSK. Operating at an Es/N o of 10
dB incurs no loss in loop performance due to squaring loss for BPSK but for 16
PSK there is a more than 40 dB loss in loop performance that must be
considered.
The simulator was used to measure the variance in the phase error versus
SNR and these results are shown in Figures 10 and 11. The first plot shows the
variance in phase error for BPSK and QPSK. The theoretical approximations for
the variances, using the approach of (19) and (21) are plotted as well. Figure 11
shows the variance in phase error for 8 PSK and 16 PSK. The quantity, Es/N o ,
present in the plots, is PSK symbol energy to noise spectral density.
One aspect of the simulation that is worth noting is the change in loop
noise bandwidth that occurs in the simulator as the SNR changes with constant
signal level (perfect automatic gain control (AGC)). Since the phase detector gain
is a function of error rate and hence SNR, as the SNR drops the phase detector
gain drops and the corresponding loop noise bandwidth gets smaller. This in
effect lowers the amount of jitter that is present when compared to a similar
calculation made with a fixed loop bandwidth. The theoretical calculations of
phase jitter based upon squaring loss and a linear model must take into account
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the changing loop noise bandwidth that occurs in the simulator (and in most
actual loops), if they are to be compared with the phase error variances of the
simulator. This was done for the theoretical estimates in Figures 10 and 11. It is
interesting to note that this aspect of the simulator more actually mimics
practice than the theory does. As a rule, the phase detector gain of a carrier
tracking loop is not modified on the fly to account for a changing SNR operating
condition in an attempt to keep the loop noise bandwidth constant.
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Part 3: An 8=PSK TCM High Rate Demodulator
To demonstrate 8-PSK TCM through a NASA satellite channel a suitable
demodulator was required. This grant provided the support necessary to fulfill
the requirement. Two options were available. A new demodulator could be
constructed or an existing one could be modified. In making the selection several
aspects of the problem were considered. First, the design of a new demodulator
would require a significantly greater investment of time and funding when
compared to the latter option. Second, spare demodulators, suitable for
modification, were available at the nearby WSGT. And Third, since the WSGT is
the optimum location for conducting the 8-PSK TCM tests, a demodulator which
is already designed for the TDRS system presents a compatible environment in
which to create an 8-PSK demodulator.
The selected demodulator, an HRD, performs carrier recovery and coherent
demodulation over primary symbol rates of 10 to 100 mega-symbols per second
(Msps) for BPSK and balanced and unbalanced QPSK. A block diagram of the HRD
is shown in Figure 12. The first step in the project was to study the operation of
the HRD. It is a complicated receiver and to consider the modifications required
to turn the HRD into an 8-PSK demodulator a brief functional description is
required. The description follows the block oriented presentation of the HRD in
Figure 12. For a more detailed functional description, the complete technical
report on the HRD modification is included in Appendix 2.
The satellite downlink intermediate frequency (IF) is 370 MHz and has a
power level of-30 to 0 deci-Bel milliwatts (dBm). This signal enters the A1 card
in Figure 12 from the left. This card contains the IF filtering, IF amplification, IF
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AGC amplifier, and actual data recovery circuitry. The filtered and gain-
controlled IF signal is passed from the A1 card to the A4 PLL detector card. The
A4 card contains a modified Costas loop structure to perform demodulation.
When BPSK is used, the same data is modulated on both the I and Q.channel so
the demodulation structure is the same. The term "modified" refers to the extra
stage of quadrature mixtures in the loop. This allows the loop to avoid
performing multiplications of the baseband data at direct-current (DC) levels.
This is done because DC, analog, multiplications are difficult to implement. The IF
signal enters the A4 card, from the A1 card, at three points. Two of these are
mixed with the VCO signal, in quadrature. The two resultant signals are low-pass
filtered and sent to the filter cards, A2 and A3, where they are further filtered.
The third IF input to the A4 card is split and each component is multiplied by
the quadrature data estimates computed in the hard-limiters, U10 and U11.
These two components are then mixed with the VCO signal in quadrature form.
After low-pass filtering, the resultant signals are summed to create the error
signal.
The two above mentioned resultant signals that leave the A4 card and
progress to the filter cards, A2 and A3, are low-pass filtered on these cards to
optimize the signal to noise ratio for a particular data rate. They are then
returned to the A4 card for calculation of the data estimates in the hard-limiters,
through some amplifiers on the A6 card. The reason for passing these signals to
the A6 card is that they are used to calculate two control signals there. The first
of these control signals is the lock detect signal which is used to disable the
sweep circuit when phase lock is obtained. The second is the AGC signal which is
returned to the A1 card to control the AGC amplifier.
_ 24
The error signal that leaves the A4 card is sent to the loop filter/VCXO
card, A7, where it is filtered and then passed to a VCO. The local carrier is
generated here and then, after amplification, sent to the A5 card for distribution.
The distributed local carrier is relayed from the A5 card to both the A1 and A4
cards. On the A1 card it is used in quadrature form to perform the coherent
demodulation of the received signal. The received data leaves the HRD from A1.
The actual modifications to the HRD progressed in several stages. A
complete description of the steps involved are discussed in Appendix 2, so only a
brief summary is given here. The obvious modification that was required was to
replace the hard-limiters with multi-level data estimators. A second, initially
required, modification was to account for the use of a lower symbol rate of 1
Msps. The original modification design involved a single board structure where a
polar quantizer was implemented by conducting the four analog comparator
tests: I <>0, Q< 0, I < Q, I _ -Q, These tests were conducted using analog
comparators. To get the inputs to the comparators, I and Q, the inputs to the A2
and A3 cards were rerouted to a new printed circuit board (PCB) where they
were low-pass filtered and then fed through amplifiers to the comparators, both
of which were also located on the new PCB. The amplified signals were also
relayed to the A6 card to replace the signals from the A2 and A3 cards. The
comparator's outputs were used to generate the appropriate data estimates
through operational-amplifiers. These estimates were then amplified to a level
appropriate for driving the U2 and U8 mixers on the A4 card and then relayed
to the A4 card. This new PCB was constructed and mounted in a canopy housing
that was constructed over the HRD assembly.
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The first version of the modified HRD had two problems which resulted in
it being revised. The first was that the lock detector circuitry on the A6 card
utilized two full-wave rectifiers which did not respond appropriately to the
multilevel I and Qsignals. As a result, not only did the lock-detect circuitry fail
to operate, the AGC signal was incorrect as well. It was decided that rather than
modifying the A6 card to respond correctly, it would be disabled. During testing
the operator can easily disable the sweep circuitry and the AGC can be controlled
using a variable attenuator attached to the HRD IF input.
The second problem in the original modification design concerned the polar
quantizer. The implementation of the polar quantizer caused the loop to oscillate
between lock points and saddle points in the 8-PSK constellation. To circumvent
this problem independent linear quantizers were substituted for the polar
quantizer. Since this represented a substantial design change and since the data
estimation process for each channel was now separate, it was decided to build
separate PCB's and place them in the HRD card slots previously occupied by the
A2 and A3 cards. The linear quantizers use comparators as well, to decide which
of the four possible levels were transmitted. This receiver design is sub-
optimum when compared to MAP estimation of the carrier phase but since
carrier tracking was not being evaluated as part of the overall 8-PSK TCM test,
the resulting HRD performance was acceptable.
This new modified HRD tracked carrier phase at higher signal to noise
ratios but was unable to acquire and hold lock at lower ratios, particular those of
interest in the 8-PSK TCM tests. A very simple solution was implemented to
correct for this. Again keeping in mind that carrier synchronization at low SNR's
was not an object of testing, it was decided that the received IF signal should
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maintain a very large SNR at the input to the HRD. This allows synchronization to
occur accurately. However, for demodulation and 8-PSK TCM testing, the
received IF signal is split before entering the HRD. This split component has
calibrated noise added to it, creating a noisy signal suitable for testing. This
noisy signal is fed into the A1 card replacing the received IF signal input to the
coherent demodulator circuitry.
This version of the HRD is the current 8PSK receiver structure and is
shown in Figure 13. It has been tested at the NMSU telemetry laboratory and at
the WSGT. The 8-PSK receiver has been used to successfully receive 8-PSK TCM
through several TDRS satellites and on both S-band and Ku-band channels.
Figure 14 shows the results of the uncoded 8-PSK 1Msps tests before and after
the final modification to allow the HRD to track on a strong signal. It is clear that
at carrier-to-noise-power ratios below 78 dB it would not have been possible to
acquire or stay locked without the final modification. Taking into account the
implementation loss present in the HRD the modification performs very close to
theory.
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Conclusions
In the first project that was made possible by this grant a through
investigation of carrier synchronization in MPSK TCM systems was conducted. A
candidate method for performing carrier synchronization was selected using
practical criteria. This method is the method of decision-directed MAP carrier-
phase estimation. The method was then analyzed and simulated in an effort to
understand its function and explore its applicability to MPSK TCM systems. The
research into MPSK carrier synchronization has uncovered some interesting
characteristics of decision-directed MAP carrier-phase estimation loops for M
equal to 8 or 16. The squaring loss approximation and simulation data indicate a
substantial loss of SNR in the loop for both 8 and 16-PSK. In particular, for 16-
PSK, it could be argued that this form of synchronization is not adequate for TCM
operation on a satellite channel where SNR's are realitively low. A modification,
such as the use of some form of coding in the carrier synchronization loop, may
be an optional way to gain loop SNR back if 8 or 16-PSK is to be employed.
The variance data on carrier phase also contains important information on
cycle slip. The simulator failed to maintain lock at threshold SNR's that were
much higher for 8 and 16-PSK than they were for O PSK and BPSK. The sequences
of simulator data points in Figures 10 and 11 begin where lock could be
maintained. Further, it was necessary to narrow the loop bandwidth to maintain
lock on the 8 and 16-PSK signals at reasonably low SNR's. This suggests that it
might be very useful to study lock thresholds, i.e., phase variance, as a function
of SNR and normalized loop bandwidth.
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There are several more, as yet unexplored, areas of study that have been
considered for further research. First, the modelling and simulation data should
be verified in a hardware study. The squaring loss data and lock threshold
conditions could both be checked in this manner. Second, a solution for 8 and 16-
PSK squaring loss should be found. It may be possible to find a numerical
solution with minimal effort. The third area of possible study goes back to the
discussion of implementing MAP estimation with the use of a high SNR
approximation. While this approximation is valid for the SNR's that MPSK TCM
may operate at, a comparison between the high and low SNR approximations and
the actual error signal would quantify any loss in making the approximations.
This could be checked by simulation and by hardware implementation, through
the use of digital signal processing.
The second project completed under this grant was the modification of a
NASA WSGT HRD for the purpose of sending 8-PSK TCM through the TDRS
system. Originally the modifications that were thought to be required were
minimal. However as the project progressed, many different modifications were
required to complete the work. The final version of modification that was
excepted allowed for very accurate carrier synchronization by allowing the loop
to run at a very high SNR while not interfering with changing SNR bit-error-rate
tests. This turned out to be useful from a testing standpoint when utilizing an
actual TDRS channel. Since calibrated noise was injected at the demodulator to
vary the SNR it was not necessary to spend time commanding the TDRS to vary
its SNR or to spend time calibrating the downlink SNR each time a new test point
was desired.
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The modifications of the data estimators from hard-limiters to multilevel
estimators took several iterations. The result, while sub-optimum at low SNR's,
did not impede the testing in any way because of the benefit of the high SNR
input to the HRD tracking loop.
Testing of the entire 8-PSK TCM system has been nearly completed and the
results are very encouraging. With the help of the HRD modification project it
has been shown that 8-PSK TCM can be efficiently transmitted through an
existing TDRS channel.
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Appendix I
C Simulation Source Code
MAP.c Page 1
Wednesday, September 2, 1992 10:25 AM
/*The following software project is a time simulation of a decision-directed MAP carrier phase
estimation loop. This particular simulator is a time simulation for computing squaring loss. Tht
user inputs the loop parameters (natural freq. and damping factor) and the received Es/No. Th
user also selected M the PSK modulation type. 64000 samples are computed in a triple nested 1oo
shown below. The results are relayed to the screen and to an output file. This set of source code
files is divided into subroutines. There are 5 files or segments and a total of 11 subroutines. */
/ *
Written by Brian Kopp, NMSU Telemetering Center
Phone: 5056464008
Email: bkopp@nmsu.edu
*/
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
/*declare external variables for functions to use*/
FILE *outfile;
double a;
double sigma;
double nik;
double nqk;
double k0;
int k;
int n;
int m;
int loadhold;
double vcoin;
double accum;
double vcoload;
double errk;
double maxerr;
double maxvco;
double maxacc;
double phsk;
double refkl;
double ik;
double imk;
double qk;
double qmk;
double inhold;
double t;
double ihatk;
double qhatk;
int modtype;
char dptr[10];
char flnm[15];
/*file name for data output*/
/*inverse of the one pole filter time constant (the 3dB break point)*/
/*noise standard deviation*/
/*noise value for i*/
/*noise value for q*/
/*phase detector gain*/
/*discrete time variable counter*/
/*discrete time variable counter*/
/*discrete time variable counter*/
/*test to only load every other data point*/
/*input of VCO*/
/*integrator hold in Loop filter*/
/*input of VCO*/
/*error signal out of phase detector at time k*/
/*hold max error value*/
/*hold max vco input value*/
/*hold max filter integrator value*/
/*received signal phase at time k*/
/*phase of VCO at time k+l*/
/*received value for I sample at time k*/
/*generated I sample at time k*/
/*received value for Q sample at time k*/
/*generated Q sample at time k*/
/*initial condition of filter integrator at time k*/
/*symbol period*/
/*for this phase detector this is the output from the circular quantizer*
/*for this phase detector this is the output from the circular quantizer*
/*holds the integer that represents the PSK constellation size M*/
/*string pointer for entering floating point numbers*/
/*user entered file name for output data*/
MAP.c
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double wn;
double damp;
double bw;
double endb;
double ilk;
double ilkl;
double i2k;
/*user entered natural frequency of loop*/
/*user entered damping factor*/
/*loop bandwidth*/
/*system Es/No*/
/*old Filter design. Holds filter integrator value*/
/*old Filter design. Hold variable*/
/*old Filter design. VCO integrator*/
/*variables for squaring loss function*/
double sqrerr;
double sumerr;
int s;
double meanphs;
double varphs;
int counthold;
main()
{
/*run simulation setup functions*/
userinput();
sim_init();
/*start simulation*/
for(m=0;m<2;++m)
!
for(k=0;k<320;++k)
{
for(n= 1 ;n<= 100;++n)
{
data_gen();
noise_gen();
baseband();
phasedet();
errorcalc();
filter();
sqrlossl ();
}
}
sqrloss2();
terminate();
MAPStartup.c Page 1
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/*This segment contains:
"u ser input"
"s im_init '°
*/
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
/*declare external variables for functions to use*/
extern FILE *outfile;
extern double a;
externdouble sigma;
extern double nik;
extern double nqk;
externdouble k0;
extern int k;
extern int n;
extern int loadhold;
extern double vcoin;
extern double accum;
extern double vcoload;
extern double errk;
externdouble maxerr;
externdouble maxvco;
externdouble maxacc;
extern double phsk;
extern double refkl;
extern double ik;
extern double imk;
extern double qk;
extern double qmk;
extern double inhold;
extern double t;
extern double k0;
externdouble ihatk;
extern double qhatk;
extern int modtype;
extern char dptr[10];
extern char flnm[15];
extern double wn;
extern double damp;
extern double bw;
extern double endb;
extern double ilk;
/*file name for data output*/
/*inverse of the one pole filter
time constant (the 3dB break point)*/
/*noise standard deviation*/
/*noise value for i*/
/*noise value for q*/
/*phase detector gain*/
/*discrete time variable counter*/
/*discrete time variable counter*/
/*test to only load every other data point*/
/*input of VCO*/
/*integrator hold in Loop filter*/
/*input of VCO*/
/*error signal out of phase detector at time k*/
/*hold max error value*/
/*hold max vco input value*/
/*hold max filter integrator value*/
/*received signal phase at time k*/
/*phase of VCO at time k+l*/
/*received value for I sample at time k*/
/*generated I sanlole at time k*/
/*received value for Q sample at time k*/
/*generated Q sample at time k*/
/*initial condition of filter integrator at time k*/
/*symbol period*/
/*the VCO slope in Hertz per Volt*/
/*for this phase detector this is the output
from the circular quantizer*/
/*for this phase detector this is the output
from the circular quantizer*/
/*holds the integer that represents the PSK
constellation size M*/
/*string pointer for entering floating point numbers*/
/*user entered file name for output data*/
/*user entered natural frequency of loop*/
/*user entered damping factor*/
/*loop bandwidth*/
/*system Es/No*/
/*old Filter design. Holds filter integrator value*/
MAPstartup.c Page 2
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extern double ilkl;
extern double i2k;
/*old Filter design. Hold variable*/
/*old Filter design. VCO integrator*/
/*variables for squaring loss function*/
externdouble sqrerr;
externdouble sumerr;
extern int s;
extern double meanphs;
extern double varphs;
extern int counthold;
void userinput(
{
/*This routine is used for handling user input to set up a particular simulation.*/
/*declare output file parameters*/
char *modehold;
char *nameholdl;
/*initialize uniform RV seed for repeated tests*/
srand(69);
/*introduction*/
printf(nThis is a MAP estimation second order carrier loop synchronizer simulator\nN);
printf(n\n");
printf('\n");
/* get output file name*/
printf("Please enter the output file name:in");
printf("\n");
scanf("%s",flnm);
/*initialize file output parameters*/
modehold : "w";
nameholdl : flnm;
outfile = fopen(nameholdl,modehold);
/*input natural frequency, dancing factor, and Es/No for loop*/
printf("\n');
printf("\n');
printf("Please enter the PSK constellation size M:\n");
printf('\n");
scanf(N%s",dptr);
modtype : atoi(dptr);
printf('Please enter the natural frequency of the loop transfer function:\nu);
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printf("\n");
scanf('%s",dptr);
wn : strtod dptr,NULL);
printf("\n" ;
printf("Now please enter the loop damping factor:\n");
printf("\n" ;
scanf("%s",dptr);
printf("\n" ;
damp : strtod(clptr,NULL);
printf("\n" ;
printf("Please enter the system E(s)/N(o) in dB (a value of I00 simulates no noise):kn
printf("\n" ;
scanf("%s",dptr);
printf("\n" ;
endb = strtod(dptr,NULL);
printf("kn" ;
/*calculate some parameters*/
sigma : 1.0/sqrt(2.0*pow(10.0,endb/10.0));
if (endb :: i00.0)
sigma : 0.0;
bw : wn*(danlo + 1.0/(4.0*damp));
a : wn/(2*damp) ;
k0 : 2.0*damp*wn;
printf("kn");
/*save user definable parameters*/
fprintf(outfile,
fprintf(outfile
fprintf(outfile
fprintf(outfile
fprintf(outfile
fprintf(outfile
fprintf(outfile
fprintf(outfile
fprintf(outfile
fprintf(outfile
fprintf(outfile
fprintf(outfile
fprintf(outfile
fprintf(outfile
fprintf(outfile
fprintf(outfile
}
"High SNR MAP estimator loop results\n");
"\n");
"Modulation Type is: %d PSKkn",modtype);
"\n" ;
"wn = %fkn",wn);
"\n" ;
"damping factor = %fkn",danlo);
\n"
"The
The
"\n"
"The
"\ n"
"The
"\n"
loop noise bandwidth is: %f
loop filter time constant is:
test gain K0 is: %fkn_,k0);
test E(s)/N(o) is: %f\n",endb);
Hzkn",bw);
%f sec\n",a);
void sim_init ()
Page 4
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{
/*This routine is used for initializing the simulation paramaters.*/
inhold : 0.0;
refkl :0.0; /*initialize a phase step*/
/*refkl =0.0;*/ /*initialize a phase step*/
t :i; /*For t : le-6 wn should be increased by 1,000,000"/
phsk = 0.0;
vcoin = 0.0;
accum : 0.0;
loadhold = -i;
maxerr = 0.0;
maxvco : 0.0;
maxacc : 0.0;
sqrerr = 0.0;
sumerr = 0.0;
s = 0;
counthold = 0;
ilk = 0.0;
ilkl = 0.0;
i2k = refkl;
fprintf(outfile,"Initial phase step : %f\n",refkl);
fprintf(outfile,"\n");
fprintf(outfile,"The symbol period is:
fprintf(outfile,'\n");
fprintf(outfile,'kn');
fprintf(outfile,"sample refkl errk
fprintf(outfile,"\n");
%f seconds\n",t);
accum vcoin" ) ;
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/*this segment contains:
A function "data_gen" that generates the simulation data.
A function "noise_gen" that generates the noise.
A function "baseband" that creates the baseband data ik and qk.
*/
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
/*declare external variables for functions to use*/
extern FILE *outfile;
extern double a;
extern double sigma;
extern double nik;
extern double nqk;
extern double k0;
extern int k;
extern int n;
extern int loadhold;
externdouble vcoin;
extern double accum;
extern double vcoload;
extern double errk;
externdouble maxerr;
extern double maxvco;
extern double maxacc;
extern double phsk;
externdouble refkl;
extern double ik;
extern double imk;
extern double qk;
extern double qmk;
extern double inhold;
extern double t;
extern double k0;
extern double ihatk;
externdouble qhatk;
extern int modtype;
extern char dptr[10];
extern char flnm[15];
extern double wn;
extern double damp;
extern double bw;
extern double endb;
extern double ilk;
extern double ilkl;
extern double i2k;
/*file name for data output*/
/*inverse of the one pole filter
time constant (the 3dB break point)*/
/*noise standard deviation*/
/*noise value for i*/
/*noise value for q*/
/*phase detector gain*/
/*discrete time variable counter*/
/*discrete time variable counter*/
/*test to only load every other data point*/
/*input of VCO*/
/*integrator hold in Loop filter*/
/*input of VCO*/
/*error signal out of phase detector at time k*/
/*hold max error value*/
/*hold max vco input value*/
/*hold max filter integrator value*/
/*received signal phase at time k*/
/*phase of VCO at time k+l*/
/*received value for I sample at time k*/
/*generated I sanlole at time k*/
/*received value for Q sample at time k*/
/*generated Q s6ur©le at time k*/
/*initial condition of filter integrator at time k*/
/*symbol period*/
/*the VCO slope in Hertz per Volt*/
/*for this phase detector this is the output
from the circular quantizer*/
/*for this phase detector this is the output
from the circular quantizer*/
/*holds the integer that represents the PSK
constellation size M*/
/*string pointer for entering floating point numbers*/
/*user entered file name for output data*/
/*user entered natural frequency of loop*/
/*user entered damping factor*/
/*loop bandwidth*/
/*system Es/No*/
/*old Filter design. Holds filter integrator value*/
/*old Filter design. Hold variable*/
/*old Filter design. VCO integrator*/
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void data gen()
{
/*This subroutine generates a random sample MPSK data point*/
/*declarations*/
int d;
d = rand(); /*d is now divided into M regions each representing
a possible xmitted symbol. M is set by the integer modtype*/
if (modtype :: 2)
{
if(d < 16384)
{
imk : 1.0;
qmk: 0.0;
}
else
{
imk = -I.0;
qmk = 0.;
}
}
else if (modtype =: 4)
{
if(d < 8192)
{
imk = 0.707107;
qmk : 0.707107;
}
else if((d >= 8192) && (d < 16384))
{
imk = -0.707107;
qmk : 0.707107;
}
else if((d >= 16384) && (d < 24576))
{
imk = -0.707107;
qmk = -0.707107;
}
else
{
imk = 0.707107;
qmk = -0.707107;
}
else if (modtype :: 8)
{
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if(d < 4096)
{
imk = 0.923879;
qmk = 0.382683;
)
else if (d >= 4096) && (d < 8192))
{
imk = 0.382683;
qmk = 0.923879;
)
else if (d >= 8192) && (d < 12288))
{
imk = -0.382683;
qmk = 0.923879;
)
else if((d >= 12288) && (d < 16384))
{
imk = -0.923879;
cgnk = 0.382683;
}
else if (d >= 16384) && (d < 20480))
imk : -0.923879;
qmk : -0.382683;
)
else if (d >= 20480) && (d < 24576))
{
imk = -0.382683;
qmk = -0.923879;
}
else if (d >= 24576) && (d < 28672))
{
mmk = 0.382683;
qmk = -0.923879;
}
else
{
imk = 0.923879;
qmk = -0.382683;
)
else if (modtype == 16)
{
if(d < 2048)
{
imk = 0.980785;
qmk = 0.195090;
)
else if((d >= 2048) && (d < 4096))
{
imk = 0.831470;
qmk : 0.555570;
MAPdata_gen.c Page 4
wednesday, September 2, 1992 10:31 AM
}
else if((d >: 4096) && (d < 6144))
{
imk : 0.555570;
qmk = 0.831470;
}
else if((d >= 6144) && (d < 8192))
{
imk = 0.195090;
qmk : 0.980785;
}
else if((d >= 8192) && (d < 1024))
{
imk = -0.195090;
qmk = 0.980785;
}
else if((d >= 1024) && (d < 12288))
{
imk = -0.555570;
qmk : 0.831470;
}
else if((d >= 12288) && (d < 14336)
{
imk = -0.831470;
qmk = 0.555570;
}
else if((d >= 14336 && (d < 16384)
Imk : -0.980785;
qmk : 0.195090;
]
else if((d >= 16384
{
imk = -0.980785;
qmk = -0.195090;
}
else if((d >= 18432
{
imk = -0.831470;
qmk : -0.555570;
}
else if((d >= 20480
{
imk = -0.555570;
qmk = -0.831470;
}
&& (d < 18432)
&& (d < 20480)
&& (d < 22528)
else if((d >: 22528) && (d < 24576)
{
imk : -0.195090;
qmk = -0.980785;
}
else if((d >= 24576 && (d < 26624))
{
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imk : 0.195090;
qmk = -0.980785;
}
else if((d >= 26624) &&
{
imk : 0.555570;
qmk = -0.831470;
}
else if((d >= 28672)
{
imk : 0.831470;
qmk : -0.555570;
}
else
{
imk = 0.980785;
qmk = -0.195090;
}
(d < 28672))
&& (d < 30720))
void noise__gen()
{
/*Two gaussian noise san_les are generated here. They are functions of the Es/No*/
/*declarations*/
long x;
long y;
double samplel;
double sample2;
x : rand();
y : rand();
samplel : (x/32767.0)*0.999999;
sample2 = (y/32767.0)*0.999999;
nik = sigma*sqrt(-2.0*log(l.0-san_lel))*cos(2.0*3.14159265*sample2);
nqk = sigma*sqrt(-2.0*log(l.0-samplel))*sin(2.0*3.14159265*san_le2);
void baseband()
{
/*This subroutine calculates the baseband phase difference and received I and Q*/
double pdifk; /*phase difference between received signal and VCO at time k*/
/*The received phase is a ramp or step*/
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/* phsk : -O,O01*(k*lOO+n);*/
phsk : 0.0;
/*subtract the reference phase from the received phase*/
pdifk = phsk - refkl;
/*calculate the received symbol values for I and Q based on the generated data and noi
the phase difference pdifk*/
ik : imk*cos(pdifk) qmk*sin(pdifk) + nik;
qk : imk*sin(pdifk) + qmk*cos(pdifk) + nqk;
}
MAPphs_det.c
wednesday, September 2, 1992 10:41 AM
Page 1
/*this segment contains:
"phasedet", a function that determines the phase of ik and qk.
"errorcalc", a function that calculates the error value of
that is sent to the filter.
*/
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
/*declare external variables for functions to use*/
extern FILE *outfile;
extern double a;
extern double sigma;
extern double nik;
extern double nqk;
extern double k0;
extern int k;
extern int n;
extern int loadhold;
extern double vcoin;
extern double accum;
extern double vcoload;
extern double errk;
externdouble maxerr;
externdouble maxvco;
extern double maxacc;
extern double phsk;
extern double refkl;
extern double ik;
extern double imk;
extern double qk;
extern double qmk;
extern double inhold;
extern double t;
extern double k0;
extern double ihatk;
extern double qhatk;
extern int modtype;
extern char dptr[10];
extern char flnm[15];
extern double wn;
extern double damp;
extern double bw;
extern double endb;
extern double ilk;
/*file name for data output*/
/*inverse of the one pole filter
time constant (the 3dB break point)*/
/*noise standard deviation*/
/*noise value for i*/
/*noise value for q*/
/*phase detector gain*/
/*discrete time variable counter*/
/*discrete time variable counter*/
/*test to only load every other data point*/
/*input of VCO*/
/*integrator hold in Loop filter*/
/*input of VCO*/
/*error signal out of phase detector at time k*/
/*hold max error value*/
/*hold maxvco input value*/
/*hold max filter integrator value*/
/*received signal phase at time k*/
/*phase of VCO at time k+l*/
/*received value for I sample at time k*/
/*generated I san_le at time k*/
/*received value for Q sample at time k*/
/*generated Q sample at time k*/
/*initial condition of filter integrator at time k*/
/*symbol period*/
/*the VCO slope in Hertz per Volt*/
/*for this phase detector this is the output
from the circular quantizer*/
/*for this phase detector this is the output
from the circular quantizer*/
/*holds the integer that represents the PSK
constellation size M*/
/*string pointer for entering floating point numbers*/
/*user entered file name for output data*/
/*user entered natural frequency of loop*/
/*user entered damping factor*/
/*loop bandwidth*/
/*system Es/No*/
/*old Filter design. Holds filter integrator value*/
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extern double ilkl;
extern double i2k;
/*old Filter design. Hold variable*/
/*old Filter design. VCO integrator*/
void phasedet()
{
/*This subroutine determines the MAP estimate of what was transmitted for MPSK with
any M.*/
double rcvdp; /*the phase of the received vectort whose components are ik and qk
rcvdp = atan2(qk, ik);
if (n_dtype :: 2)
{
if ((rcvdp >: 0.0) && (rcvdp < 1.570796))
{
ihatk = 1.0;
qhatk = 0.0;
}
else if ((rcvdp < 0.0) && (rcvdp >= -1.570796))
{
ihatk = 1.0;
qhatk = 0.0;
}
else if ((rcvdp < -1.570796) && (rcvcho >= -3.141593))
{
ihatk = -i.0;
qhatk = 0.0;
}
else if ((rcvcho < 3.141593) && (rcvdp >= 1.570796))
{
ihatk = -i.0;
qhatk : 0.0;
}
else if (modtype :: 4)
{
if ((rcvdp >: 0.0) && (rcvdp < 1.570796))
{
ihatk = 0.707107;
qhatk = 0.707107;
}
else if ((rcvdp >= 1.570796) && (rcvcho < 3.141593))
{
ihatk = -0.707107;
qhatk = 0.707107;
}
else if ((rcvdp < -1.570796) && (rcvdp >= -3.141593))
{
ihatk = -0.707107;
qhatk = -0.707107;
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}
else if ((rcvdp >: -1.570796) && (rcvdp < 0.0))
{
ihatk = 0.707107;
qhatk = -0.707107;
}
else if (modtype == 8)
{
if ({rcvdp >: 0.0) && (rcvdp < 0.785398))
{
ihatk = 0.923879;
qhatk = 0.382683;
}
else if ((rcvdp >= 0.785398) && (rcvdp < 1.570796))
{
ihatk = 0.382683;
qhatk = 0.923879;
}
else if ((rcvdp >= 1.570796) && (rcvdp < 2.356194))
{
ihatk = -0.382683;
qhatk : 0.923879;
}
else if ((rcvdp >= 2.356194) && (rcvdp < 3.141593))
{
ihatk = -0.923879;
qhatk = 0.382683;
}
else if ((rcvdp < -2.356194) && (rcvdp >: -3.141593))
{
ihatk = -0.923879;
qhatk = -0.382683;
}
else if ((rcvdp >= -2.356194) && (rcvdp < -1.570796))
{
ihatk = -0.382683;
qhatk = -0.923879;
}
else if ((rcvdp >= -1.570796) && (rcvcho < -0.785398))
{
ihatk = 0.382683;
qhatk = -0.923879;
}
else if ((rcvdp >= -0.785398) && (rcvdp < 0.0))
{
ihatk = 0.923879;
qhatk : -0.382683;
}
else if (modtype :: 16)
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if ((rcvdp >: 0.0) && (rcvdp < 0.392699))
{
ihatk : 0.980785;
qhatk = 0.195090;
}
else if ((rcvdp >= 0.392699) && (rcvdp < 0.785398
{
ihatk = 0.831470;
qhatk = 0.555570;
}
else if (rcvdp >= 0.785398 && (rcvdp < 1.178097
{
ihatk = 0.555570;
qhatk : 0.831470;
}
else if (rcvdp >= 1.178097 && (rcvclp < 1.570796
{
ihatk = 0.195090;
qhatk : 0.980785;
}
else if (rcvdp >= 1.570796 && (rcvdp < 1.963495
{
ihatk = -0.195090;
qhatk = 0.980785;
]
else if (rcvdp >= 1.963495 && (rcvdp < 2.356194
{
ihatk = -0.555570;
qhatk = 0.831470;
}
else if (rcvdp >= 2.356194 && (rcvdp < 2.748894
{
ihatk = -0.831470;
qhatk : 0.555570;
}
else if (rcvdp >= 2.748894) && (rcvdp < 3.141593
{
ihatk = -0.980785;
qhatk = 0.195090;
}
else if (rcvdp < -2.748894
{
ihatk = -0.980785;
qhatk = -0.195090;
]
else if (rcvdp < -2.356194
{
ihatk = -0.831470;
qhatk = -0.555570;
}
else if
{
&& (rcvdp >: -3.141593))
&& (rcvdp >: -2.748894))
(rcvdp >: -2.356194) && (rcvdp < -1.963495))
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ihatk : -0.555570;
qhatk : -0.831470;
}
else if ((rcvdp >= -1.963495) && (rcvdp < -1.570796))
{
ihatk = -0.195090;
qhatk = -0.980785;
}
else if ((rcvdp >: -1.570796) && (rcvdp < -1.178097))
{
ihatk = 0.195090;
qhatk = -0.980785;
}
else if ((rcvdp >: -1.178097) && (rcvdp < -0.785398))
{
ihatk = 0.555570;
qhatk : -0.831470;
}
else if ((rcvdp >: -0.785398) && (rcvdp < -0.392699))
{
ihatk = 0.831470;
qhatk = -0.555570;
}
else if ((rcvdp >= -0.392699) && (rcvdp < 0.0))
{
ihatk = 0.980785;
qhatk = -0.195090;
}
void errorcalc ()
{
/*calculate the phase error errk as a function of of the received data and MAP
estimates of what was transmitted; ik, qk, ihatk, and qhatk.*/
errk :( -ik*qhatk + qk*ihatk);
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/*this segment contains:
"filter", a function that simulates the loop filter and VCO.
"terminate", a function to print results and close output streams.
"sqrlossl", this routine keeps track of mean and variance data about the phase.
"sqrloss2", makes final variance calculations before terminating program.
*/
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
/*declare external variables for functions to use*/
extern FILE *outfile;
extern double a;
extern double sigma;
extern double nik;
extern double nqk;
extern double k0;
extern int k;
extern int n;
extern int m;
extern int loadhold;
externdouble vcoin;
extern double accum;
extern double vcoload;
extern double errk;
externdouble maxerr;
externdouble axvco;
externdouble maxacc;
externdouble phsk;
externdouble refkl;
extern double ik;
extern double imk;
extern double qk;
extern double qmk;
extern double inhold;
extern double t;
extern double k0;
extern double ihatk;
extern double qhatk;
extern int modtype;
extern char dptr[10];
extern char flnm[15];
extern double wn;
extern double damp;
extern double bw;
/*file name for data output*/
/*inverse of the one pole filter
time constant (the 3dB break point)*/
/*noise standard deviation*/
/*noise value for i*/
/*noise value for q*/
/*phase detector gain*/
/*discrete time variable counter*/
/*discrete time variable counter*/
/*discrete time variable counter*/
/*test to only load every other data point*/
/*input of VCO*/
/*integrator hold in Loop filter*/
/*input of VCO*/
/*error signal out of phase detector at time k*/
/*hold max error value*/
/*hold maxvco input value*/
/*hold max filter integrator value*/
/*received signal phase at time k*/
/*phase of VCO at time k+l*/
/*received value for I sample at time k*/
/*generated I sample at time k*/
/*received value for Q sample at time k*/
/*generated Q sample at time k*/
I'initial condition of filter integrator at time k*/
*symbol period*/
*the VCO slope in Hertz per Volt*/
*for this phase detector this is the output
from the circular quantizer*/
/*for this phase detector this is the output
from the circular quantizer*/
/*holds the integer that represents the PSK
constellation size M*/
/*string pointer for entering floating point numbers*/
/*user entered file name for output data*/
/*user entered natural frequency of loop*/
/*user entered damping factor*/
/*loop bandwidth*/
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extern double endb;
extern double ilk;
extern double ilkl;
extern double i2k;
/*system Es/No*/
/*old Filter design. Holds filter integrator value*/
/*old Filter design. Hold variable*/
/*old Filter design. VCO integrator*/
/*variables for squaring loss function*/
extern double sqrerr;
extern double sumerr;
extern int s;
extern double meanphs;
extern double varphs;
extern int counthold;
/*variables for lock detect*/
extern double coserr; /*cosine of the phase error*/
void filter()
{
/* This subroutine calculates the loop filters response.*/
int tenlo;
********************** Filter # 1 ****************************************
/*This is the original filter that WPO and I worked out*/
refkl = refkl + k0*t*errk + inhold*k0*t + a*k0*t*t*errk/2.0;
inhold = inhold + a*t*errk;
/*print data to output file. The intialize function prints a heading for this data.*/
/*if (k ::0)
fprintf(outfile,"%d %15.11f
*/
/*retain maximum values*/
%15.11f %15.11f %15.11f\n",k*100+n, refkl,errk, accu
if (fabs(refkl) > maxerr)
maxerr : fabs(refkl);
void terminate()
{
fprintf(outfile,"Maximumphase deviation:
printf("Maximumphase deviation value:
%30.22fkn",maxerr);
%30.22f\n",maxerr);
fclose(outfile);
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void sqrlossl(
{
/*test to see if enough samples have occurred to uncorrelate
statistical calculations. If they have then increment mean and
variance variables, and their counter.*/
if ((k*100+n) >= 0)
{
if ((k*100+n) == (I000 + counthold) II (k*100+n == i))
{
S =S + i;
counthold = k*100+n;
sqrerr = sqrerr + refkl*refkl;
sumerr = sumerr + refkl;
}
}
}
void sqrloss2 ()
{
/*Make final calculations and then print results before terminating simulation.*/
double sqrls ;
meanphs : sumerr/s;
varphs : sqrerr/s - meanphs*meanphs;
sqrls : bw*t/(2.0*pow(10.0,endb/10.0))/varphs;
fprintf(outfile,"Mean of error : %10.7f, variance of error = %15.11f\n",meanphs,varphs
fprintf(outfile, N\n");
fprintf(outfile,"The squaring loss equals = %lS.llf\n",10*logl0(sqrls));
fprintf(outfile,"\n");
fprintf(outfile,"The number of samples used in the previous statistical analysis is: %
fprintf(outfile,"kn");
printf("\n");
prlntf("\n");
printf("Mean of error = %10.7f, variance of error = %lS.llf\n",meanphs,varphs);
printf("\n");
prlntf("The squaring loss equals = %lS.llf\n",10*logl0(sqrls));
printf("\n");
printf("The number of samples used in the previous statistical analysis is: %d\n",s);
}
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In the late 1990's, NASA plans to launch into orbit the Space
Station Freedom. The space station will require communication links
back to earth that are capable of handling large quantities of data.
The expence incurred by the building of the space station has
elliminated the effort to build new space communications
equipement. It is the current plan of NASA to use the already
existant TDRSS communication satelite system to download data from
the space station to the earth. However, the current TDRSS system is
not capable of handling the data amounts that will be required by
the space station.
The current TDRSS system needs modification in order to
handle this increase in data through put. The TDRSS system is to be
modified in such a way that data communications schemes such as
Trellis Coded Modulation (TCM) can be handled by TDRSS.

Research is currently being persude by the Telemetering Team
at New Mexico State University into the required TDRSS system
modifications. In particular, the improved TDRSS system will require
hardware capable of handling a TCM 8-PSK modulation scheme. This
requires new hardware and modifications to existing TDRSS
hardware.
This paper will focus on one aspect of the modification process.
Namely, the modification needed to the TDRSS High Rate Demodulator
(HRD). The current HRD is only capable of handling QPSK modulation
schemes. In order to have coding gains through the TDRSS system, an
8-PSK modulation scheme is needed. This paper discusses the curren{
state of the HRD as well as the method used in the modification
processes to convert the current QPSK HRD to an 8-PSK HRD.
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1.0 Introduction
The New Mexico State University Telemetering Team under :he
leadership skills of Dr. Frank Carden and Dr. Bill Osborne is
currently undertaking a monumental research project. This project
with funding from NASA involves research into the coding gains
available from an 8-PSK Trellis Coded Modulation (TCM) scheme. What
makes this project unique is that not only is the theoretical
research being investigated but actual TCM hardware is being
developed and implemented. In particular, the project covers the
modification of the TDRSS ground station to make it capable of
handling this TCM scheme. The project involves the development of
a new modulator, TCM codecs, symbol synchronizers, modifying an
existing demodulator, and developing other support equipment.
This paper will focus on one aspect of this project; the
modification of the existing TDRSS high rate demodulator (HRD) to
make it capable of demodulating an 8-PSK modulated signal.
This project is both unique and difficult in its' own right.
The difficult part stems from the fact that the HRD was originally
developed in the mid 1970's. Some of the technology used in the HRD
is outdated. Trying to incorporate new technology into the old can
be a complicated task. It is also difficult because the HRD was
designed for the sole task of demodulating data for the TDRSS
system. This means the HRD is a one of a kind piece of hardware.
So, the modifications needed are limited by the uniqueness of the
machinery. Which in turn means that the modifications must be made
to fit the HRD and not force the HRD to fit the modifications.
1
This project is unique because no one has ever completed this
type of work before. Converting a working QPSK demodulator to a
demodulator capable of handling 8-PSK data is a first. However, the
real trick is to make the modifications work without disrupting
other viable parts of the HRD. Great care is needed to analyze and
then re-analyze any affect that a particular modification might
have on the remainder of the system.
This paper presents an overview of the modification process.
In particular, chapter 2 gives a synopsis stating the current
functionality of the HRD. In chapter 3, a review of the
modifications needed for the HRD will be presented. Chapter 4
discusses the actual modification design. And, finally, chapter 5
gives the results of the modifications described in this paper to
date.
2
2.0 Hiqh Rate Demodulator Functional Description
The High Rate Demodulator (HRD) performs, as expected, carrier
recovery and coherent demodulation over primary symbol rates of i0-
i00 Msps for BPSK and balanced or unbalanced QPSK. The resulting
demodulated baseband data is provided to bit synchronizers farther
down the receiver chain.
The placement of the HRD in the receiver network is shown in
figure 2.0 on page 4.
A block diagram of the HRD is shown in figure 2.1 on page 5.
There are a total of nine circuit cards in the HRD, each performing
a specific function.
The following describes the major circuit contents of each
card, the function of each card, and the relationships of each
card, one to another.
2.1 AGC/Data Detector Card (AI card)
The AGC/Data Detect card (AI card) contains the IF filtering,
IF amplification, AGC leveling of the IF, and actual baseband data
recovery from the IF.
The A1 card accepts an IF input signal at a frequency of
370MHz with a level of -40 to -20 dBm. It then provides four
bandlimited and level controlled 370MHz outputs. Three IF outputs
go to the PLL Detector card (A4 card) and one output to the
Detector Driver card (A5 card).
White Sands Ground Terminal 8-PSK TCM Test Configuration
Figure 2.0: TDRSS system block diagram.
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Upon entering the A1 card, the IF signal is filtered via one
of the five front end bandpass filters. The filter used selected
based on the baseband data rate (i.e. the IF is filtered at the
approximate 95% power point of the spectrum).
The AGC is used to maintain a constant signal plus noise
power level to the A4 card, A5 card, and to the data detection
circuits.
The bandlimited IF with a constant level is then split 4-ways.
Three of these split outputs go to the A4 card through connectors
J7, J6, and J8. The other goes to the A5 card through connector
Jl0. Another split, bandlimited IF signal is routed to the data
detection circuitry. The data detection circuitry receives the Data
Reference signal from the A5 card and mixes it with the IF at the
mixers labeled U5 and U6. This provides the baseband I and Q data
streams to the bit synchronizer (I Out and Q Out).
2.2 Data Filter Cards (A2 and A3 cards)
The Data Filter cards (A2 and A3 cards) are identical_ Each
card contains three time delay matched low pass filters. These low
pass filters are the I and Q channel arm filters for the modified
Costas Carrier Recovery Loop of the PLL Detector card (A4 card).
The filter used is selected based upon the rate of the baseband
data. The filter cards receive baseband data from the loop
detector circuits located on the A4 card. The filtered baseband
data is sent to the Lock Detector card (A6 card) where it is
amplified and then processed for AGC and lock detection
6
functions.The filtered, amplified data is then returned to the A4
card for I and Q cross correlation.
2.3 PLL Detector Card (A4 card)
The A4 card is the heart of the HRD. This card is a modified
version of the Costas Loop which is used to phase lock the
recovered carrier to the IF.
The A4 card receives three equal amplitude and phase signals
from the A1 card. Two of these signals are mixed with a reference
signal to produce the baseband data. The results of this quadrature
detection are then sent to the Data Filter Cards (one for the I
channel and one for the Q channel) through the connectors labeled
J2 and J3. The Data Filter outputs are then brought back onto the
A4 card through connectors J7 and J12. Here, the filtered data is
recovered by ECL comparators which in turn drive the multipliers U2
and U8. The ECL comparators are essentially hard limiters that
perform bit decisions. The 370MHz filtered IF that is multiplied at
the mixers U2 and U8 is delayed through the phase delay line, DLI,
such that the IF and recovered data are multiplied in the same time
interval. The result of this remodulation of the carrier is then
quadrature detected to baseband through the mixers labeled U4 and
U6. The resulting signals are then subtracted to generate the error
signal for the carrier recovery loop. This error signal is routed
to the Loop Filter card (A7 card) through connector J9.
Since this card is so relevant to the HRD and to the intended
modifications, it should warrant a finer understanding of the PLL
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Detector. To accomplish this, a mathematical analysis of the
Modified Costas Loop follows.
Figure 2.2 on page 9 shows an expanded block diagram view of
the A4 card including the data filters.The circuitry here comprises
the Modified Costas Loop. This loop type is used here because of
it's ability to need mixing at the IF only and not at baseband.
Let the received signal, s(t), be represented by,
s(t) = I m coS(_ct + 8) + Qmsin(_ct + 8)
where:
(i)
i) Im is the I channel data stream.
2) Qm is the Q channel data stream.
3) ec = 2_fc, fc is the carrier frequency.
4) 8 is the reference phase of the received signal.
The received signal is first mixed with quadrature components of
the recovered carrier in the mixers UI2 and UI3. So, before lowpass
filtering we have
Ic_ = s(t)coS(_c t)
= Imcos(_ct + 8)coS(_ct ) + Qmsin(_ct + 8)cos(ect ) (2)
Qc_ = s(t)sin(_ct)
= Imcos(_ct + 8)sin(_¢t) + Qmsin(_ct + 8)sin(_ct) (3)
Using the following trigonometric relationships, we can solve
the equations (2) and (3):
cosA cosB = I/2[cos(A+B) + cos(A-B)]
sinA cosB = i/2[sin(A+B) + sin(A-B)]
sinA sinB = I/2[cos(A-B) - cos(A+B)].
Using the above identities and taking into account the lowpass
filtering to remove the higher order frequency terms, we have at
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the output of the lowpass filter,
Icom_ : Imcos(8 ) + Qmsin(@) (4)
and, Qco_ : -Imsin(@) + Qmc°s(8)" (5)
In the next steps, the quadrature detected signals are sent
through the data filters and then to the hard limiters. At this
point, we have what should be a good estimate of the original
baseband data. Denote these estimates as I-m and Q_m.
These baseband data estimates are then remodulated with the
carrier at the multipliers U2 and U8. The carrier has been delayed
by the delay line DLI so that there is not a reference time
problem.
The remodulation process produces the two channel terms,
Irm(t ) = s(t)(Q-m)=ImQ-mcos(_ct + 8) + QmQ-msin(_ct + 8) (6)
Qrm(t) = s(t)I- m = ImI-mcoS(_ct + 8) + QmQ-msin(_ct + 8). (7)
The results Irm and Qrm are then quadrature detected again with the
recovered carrier reference. So, from the U4 mixer we have:
Irm,c_ " = Irm(t)coS(_ct )
=ImQ-mcos (_ct+8) cos (ec t) + QmQ-m sin (_ct+8) cos (_c t) . (8 )
And, from the U6 mixer we have:
Qrm,comp = Qrm (t} sin (Oct)
= ImI-mCOS(_ct+8)sin(ect) - QmI-msin(_ct+8)sin(_ct). (9)
Thus, using the previously presented trigonometric identities
and taking into account the lowpass filtering, we have at the
outputs of the lowpass filters:
Irm,c_p = ImQ_Cos(8) + QmQ'msin(8) (I0)
and, Qrm,c_p =-ImI-m sin(8) + QmI'm c°s(8)" (Ii)
i0
Finally,
estimates, then we have
I-m = Im
and, Q-m = Qm"
These relationships then reduce equation (12) to
er = (i 2 + Q2) sin(8).
Since i z + Q2 = i, we have
e r = sin(0) .
The components in equations (i0) and (ii) are then subtracted
to produce the error signal given by,
er = Irm,comp - Qrm,comp
= ImQ-mCOS(0) + QmQ-msin(0) + ImI-msin(0 ) - QmI-mCOS(8)
= (ImQ- m -QmI-m)cos(0) + (ImI- m + QmQ-m) Sin(8). (12)
if the estimates of the baseband data are good
(13)
Thus, the error signal is strictly dependant on the phase of
the carrier. This result will become important later when the
modifications are discussed (see chapter 3.3).
2.4 Detector Driver Card (AS card)
Refer again to figure 2.1.
The Detector Driver card receives the VCXO 370MHz signal from
the Loop Filter card. It then generates the recovered carrier
output, the various reference signals required by the carrier
recovery loop and the data detector circuitry. On this card is a
selective phase shifter that rotates the phase of the recovered
carrier to 0 or 90 degrees. This interchanges the I and Q channels
under backwards lock conditions.
ii
2.5 Lock Detector Card (A6 card)
The Lock Detector card provides control signals to the Loop
Filter card (A7 card) such that the sweep and loop bandwidth of the
filter are automatically controlled during acquisition.
The Lock Detector card receives the I and Q channel data
filter outputs, amplifies them, and then splits them to drive both
the PLL Detector card multipliers and further lock detection
circuitry.
Figure 2.3 on page 13 shows a block diagram of the HRD with
emphasis on the lock detector circuitry.
When the loop is in lock, both I and Q low pass filter outputs
will consist of noisy baseband data.
The full wave rectifiers (FWR) in the I and Q arms will have
outputs with DC values proportional to the signal level. The mean
value will correspond to the signal level, but will be corrupted by
noise.
The difference of the I and Q FWRs is taken at the summing
node 2 (Z2). Here, the average DC levels cancel because they are
equal, and a noisy signal remains.
The output of FWR3 is a noisy DC level whose average value is
proportional to the noise level. The lowpass filtered outputs of
FWRI, FWR2, and FWR3 are combined at summing node 3 (Z3) resulting
in a DC value whose level is a good estimate of the signal level.
This entire process is depicted in figure 2.4 on page .
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Figure 2.4: Graphical representation of Lock Detector.
The signal estimate is then compared to a calibrated threshold
and lock is maintained if this threshold is exceeded. When the loop
is not locked, the I and Q filter arm outputs will not have equal
signal levels. A beat note with frequency equal to the carrier
offset will be present in the lock detector. The loop filter will
drive the VCO in a direction such that the beat note will cross
zero frequency. At that point the proper cancellations will occur
and the lock detector will cross the threshold, achieving lock.
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2.6 Loop Filter Card (A7 card)
The phase error signal from the PLL Detector card is filtered
by the loop filter circuitry. This happens before driving the VCXO
to obtain the proper loop characteristics for both acquisition and
tracking modes. A ramp signal is generated from the closed loop
sweep circuitry and is combined with the PLL error signal during
acquisition. Provision is made in the sweep circuitry for full
±508kHz acquisition or for breaking lock. The VCXO 370MHz output
drives the Detector Driver card.
2.7 Phase Compensator Card (AS card)
The Phase Compensator card contains temperature compensation
components used to maintain proper input voltages to the voltage
controlled phase shifters located on the Detector Driver card.
2.8 Logic Card (A9 card)
The Logic card is used to decode the System Control Unit (SCU)
commands into mode, bandwidth, and gain controls appropriate for
each of the circuit cards. Additionally, located on the Logic card
are window detectors for the Lock Detector card outputs to provide
false lock rejection and automatic signal acquisition sequencing of
the loop filter sweep and bandwidth controls. It also includes the
power balance decision logic to prevent backwards lock for the ±6dB
I/Q power modes and also the A/D converter which generates the
signal strength word to be returned to the SCU.
15
Reference:
The preceding information was obtained from:
Harris Corp. Document TM6100-004, Vol. II, Chapter 5J,
Operation and Maintenance for Receive Components",
pp. 5J-l-i to 5J-2-14 and appendix "Theory of Operation",
pp. 3 - 22.
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3.0 Required Modifications
The ultimate goal of this work was to modify the existing HRD,
which is limited in it's operation to QPSK modulation, in such a
fashion that it could be capable of operating in an 8-PSK
environment. The reasons for such modifications are twofold: i) In
order to recognize a TCM coding gain in the entire system, it is
required that an 8-PSK modulation process be supported in the
overall communications system. 2) The TDRSS system is a highly
complex entity. The HRD was itself designed for the specific task
of demodulating data in this unique environment. Therefore, it was
decided for time constraint reasons, as well as financial
considerations, the task would be best approached by modifying the
existing HRD to operate in the 8-PSK world rather than to build a
new modulator from the ground up.
When the redesign of the HRD was first initiated, it was
recognized that there were a few basic differences between the
existing HRD and our proposed modified HRD. First, in the 8-PSK
system, the data rates are a magnitude slower than the current data
rates of the existing system (iMbps for the 8-PSK system versus
10Mbps minimum for the TDRSS system). Therefore, our system
bandwidth requirements will be much smaller. In the HRD, this means
that the existing filters should be replaced with filters that have
smaller bandwidths.
Secondly, QPSK data can take on one of two values (in a noise
free case). Either the data is +V or -V in amplitude. In the 8-PSK
case, the data can take on one of four different values. These
17
values can be represented as ±aV or ±bY (see figure 3.0).
Typica[ @PSK I-channe[ Bato S-Lrearn
+V _ _ [
_vl ---I l_
+oV_
+bY
-bV
-aV
Typical 8-PSK I-charmer Date Stream
Figure 3.0: 8-PSK data representation.
For this reason, any bit decision circuitry in the original HRD
must be replaced with hard decision circuits that can provide the
proper levels for 8-PSK data streams.
Finally, the HRD resolves phase ambiguity problems (backwards
lock) by phase shifting the recovered carrier through 0 or 90
degrees. Phase ambiguity is a greater problem in the 8-PSK world
and a method for resolving this issue is of importance. The
implications of this will be discussed later.
In order to properly facilitate a discussion of the needed
modifications, the design changes made to the HRD will be discussed
for each card separately.
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3.1 AGC/Data Detector Card (AI card)
The AGC/DATA card as part of it's responsibilities, performs
the front end filtering of the IF. Since our bandwidth constraints
are smaller for the 8-PSK application, a filter with a smaller
bandwidth is needed here. The current filter FLI has the smallest
bandwidth of 45MHz. This is still too large for the final
application. The extra bandwidth would be overkill and could
introduce additional undesired noise into the system. Thus, for
this particular application,a filter centered at 370MHz with a 3dB
bandwidth of 10MHz is to be positioned on the external IF connector
into the box to provide front end filtering.
The remaining function of this card is to amplify and split
the IF signal. Neither of these processes will affect the 8-PSK
modulated IF. So, no further modifications are needed on this
board.
3.2 Data Filter Cards (A2 and A3 cards)
The situation here is the same as in the AGC/DATA Detector
card. Since our data rates are slower, data filters with smaller
bandwidths are required. In this case, we have elected to add our
own lowpass data filters. The data filters we have selected are
lowpass Bessel filters with a 3dB bandwidth of 2MHz. The placement
of these filters is discussed in chapter 4.
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3.3 PLL Detector Card (A4 card)
The major modification to the HRD was completed on the PLL
Detector card. As discussed earlier, any part of the HRD that makes
a two level hard bit decision will have to be replaced with a hard
bit decision circuit capable of generating 8-PSK levels. The A4
card contains to hard limiters used to make the QPSK bit decisions.
These hard limiters are to be replaced with circuitry that can make
the bit decisions on four levels. Since this is the bulk of the HRD
modifications, a complete discussion of these circuits, their
development and implementation, are covered in chapter 4.
There are no other modifications needed to the A4 card. The
Modified Costas Loop is not dependant on baseband data levels. It
only relies on the fact that the data estimates from the hard bit
decision circuits are good estimates of the original data streams
in each channel. The analysis set forward in chapter 2.3 verifies
this assertion. As shown in chapter 2.3, when good estimates of the
baseband data are available, the resulting error signal will only
be a function of the phase of the IF signal. Therefore, it is not
dependant on the actual levels of the data, whether they be two
level or four level data types. So, no other modifications to the
A4 card are warranted.
3.4 Detector Driver Card (AS card)
This card is only affected by the error signal derived on the
A4 card and it will not be affected by switching to an 8-PSK
format. However, one "modification" does need to take place. As
2O
stated earlier, if the HRD locks on a wrong QPSK vector, the lock
point can be changed by shifting the recovered carzier 0 or 90
degrees. Phase ambiguity resolution is not as simple in the 8-PSK
world. So, here the I/Q Interchange line must be "deactivated" to
keep the phase of the recovered carrier from shifting 0 or 90
degrees. This can be accomplished by pulling the I/Q Interchange
line high.
The question now arises, how will phase ambiguity resolution
be resolved? In the context of 8-PSk demodulation, the demodulator
will be locked on the wrong signal vector if it locks on any symbol
other than the 000 symbol. Figure 3.1 shows the signal
constellation for QPSK and 8-PSK (naturally mapped) and the
location of the correct locking point.
OPSK Signo.
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Conste[[etion
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correct lock
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Figure 3.1: QPSK and 8-PSK signal constellations.
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For QPSK, if the HRD locks anywhere other than the 00 symbol, a
simple rotation of the recovered carrier by 90 degrees will bring
it back to the proper locking position. However, for 8-PSk if the
HRD locks on any symbol other than the 000 symbol then the HRD is
incorrectly locked and a phase rotation of the recovered carrier by
90 degrees will not solve this locking condition (unless the HRD
locks 90 degrees away from the 000 symbol).
This problem is not easily solved inside the HRD. So, it was
decided that this phase ambiguity problem would be resolved in the
symbol synchronizer farther down the receiver chain. Since the
phase rotation is now not a function of the HRD, it will not be
further discussed here.
3.5 Lock Detector Card (A6 card)
Originally it was believed that the lock detector would work
with 8-PSK data. However, testing and analysis showed otherwise.
The lock detector works fine for data that comprises no more than
two levels. This becomes a problem when using data that has four
distinct levels. The problem is that the lock detector uses full
wave rectifiers (FWR) to obtain the lock condition. These FWRs are
based on the assumption that the data has only two levels. In this
manner, the two channels can be full wave rectified and then
subtracted from each other to give the noise component of the data
(see chapter 2.5 for the discussion on the Lock Detector card). If
this method were used for 8-PSk data, the result would not be the
noise component of the data. Rather, it would be a square wave as
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shown in figure 3.2 (compare this to figure 2.4 in chapter 2.51.
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Figure 3.2: Lock detector operating on 8-PSK data.
Obviously, this will not be acceptable for lock detection purposes.
The solution in this case is to force the HRD into lock. The method
for doing this is not within the scope of this report and instead
will be pursued by other members of the project team.
The AGC is also a part of this card. However, since the
current lock detector is not usable, the AGC circuits will need to
be forced to do their intended job. Once again, this is out of the
scope of this report and will be pursued by other project team
members.
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3.6 Loop Filter Card (A7 card)
The only modification needed to this card is to narrow the
loop bandwidth. This modification was determined to be needed from
HRD test results. This change is also far beyond the scope of this
report and is instead being completed by other project team
members.
3.7 Phase Compensator Card (A8 card) and Logic Card (A9 card)
No modifications are needed to either of these two cards.
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4.0 HRD 8-PSK TCM Modification Board Design
As aiscussed earlier, the majority of the work in modifying
the HRD was in the replacement of the hard limiters on the A4 card
with multilevel bit decision circuitry. The basic concept here was
to develop circuits that could take the baseband data from the A4
card, filter it using the new filters, and then make a hard
decision on the data to one of four levels. The components needing
modification are shown as the cross hatched areas in figure 4.0 on
page 26.
For this application, it was decided that the old Data Filter
cards (A2 and A3 cards) would be removed from the box. The new
filters and data estimate circuitry would then be placed on the
same card and installed in the old Data Filter card positions.
Remember, there is an I channel of data and a Q channel of data.
So, we need two boards, one for each channel. The functionality of
each board is identical. However, the alignment of the two cards is
different and will be discussed later.
Figure 4.1 on page 27 shows a modified block diagram of the
HRD with the modifications. In this figure, we have combined the
functionality of the two new boards to indicate only how the
changes affect the HRD layout. In this scheme, the baseband data is
removed from the A4 card at connectors J2 and J3° The data is
filtered via the new data filters. The data signals are then
amplified to match the levels required by the lock detector. Next,
the data signals are split with one line driving the lock detector
and the other driving the hard decision circuitry. Once the
25
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Figure 4.0: HRD block diagram showing parts
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Figure 4.1: Modified HRD block diagram.
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cicuits have made a hard decision on the data, the data estimates
are given enough gain to directly drive the multipliers U2 and U8
on the A4 card. Note that the original limiters and drivers have
been removed from the A4 card. In the old version of the HRD, the
lock detector drove the inputs to the hard limiters. These
connectors have been removed from the lock detector card at
connectors Jl and J4 and terminated in 50_.
Figure 4.2 on page 29 shows an expanded block diagram of the
A4 card. The cross hatched area details the changes to be made on
the card.
Figure 4.3 on page 30 shows how these changes are incorporated into
the new boards.
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4.1 Development of the 8-PSK Hard Decision Bit Slicer
In this section, an attempt is made to explain the development
of the circuitry used to make the hard bit decisions.
It is best to begin with an exact overview of the nature of
the problem.
system.
Figure 4.4 shows the constellation
(_._.O_D (0_,o._)
01o _1
for the 8-PSK
Q-O
101
I-0
Figure 4.4: An 8-PSK naturally mapped constellation.
This particular constellation is naturally mapped with the vectors
offset from the axes by 22.5 degrees. From this figure, we can
understand the arrangement of the 8-PSK symbols. Without noise, the
data points of the constellation would be mapped as shown in figure
4.4. That is to say, if the symbol 000 were sent, then the I
channel data would take on the value 0.92V and the Q channel data
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would take on the value of 0.38V. These voltage values are derived
from the fact that the symbols lie on a unit circle. So, the
voltage values of the symbol components (I and Q) are simply the
cosine and sine of the symbol angle respectively. In this example,
the cosine and sine of 22.5 degrees.The same can be said for the
other symbol points in the constellation.
However, when the symbol is corrupted by noise, the received
symbol can move anywhere in this constellation depending on the
noise power in the signal. The additive noise on the signal
constellation symbols is precisely the reason why bit decisions
must be made.
To facilitate making the bit decisions, the 8-PSK
constellation is broken into 8 different sectors. These sectors are
the pie looking lines shown in figure 4.4. The sector regions are
bounded by the lines I=0, Q=0, I=Q, and I=-Q.
When a symbol corrupted by noise is received, it is broken
down into it's I and Q components and then laid down on the signal
constellation. The symbol is then tested to see exactly where it
lies on the constellation. The received symbol can be tested by
using it's I and Q components in the following manner. The symbol
components are tested against the following conditions:
a) Is I greater that 0V (I>0)
b) Is Q greater than 0V (Q>O)
c) Is I greater than Q (I>Q) ?
d) Is I greater than -Q (I>-Q) _
Using these tests, the received symbol can be placed into one of
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the eight sectors on the constellation.
The noise free, naturally mapped symbol that belongs in the
sector the received symbol was mapped into is deemed the correct
symbol. That is, had the received symbol not been corrupted by
noise, then it would have been received as the noise free symbol
that occupies the sector. This noise free symbol becomes the hard
decision symbol.
As an example, assume that a symbol corrupted by noise is
received and it is broken down into it's I and Q components. It is
found to have an I component value of 0.23V and a Q component value
of -0.75 volts. Applying the testing conditions above (i.e. is I>0,
Q>0, I>Q, I>-Q ?), we find that the point lies in sector 7 as shown
in figure 4.5.
_.0_
010 _I
-O
Q-O
111
I-0
Figure 4.5: 8-PSK constellation showing recelved symbol example.
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Since the received symbol is located in sector 7, it is decided
that the original symbol sent must be the ii0 symbol. Thus, the I
channel data is bit decided to 0.38V and the Q channel data is bit
decided to a value of -0.92V.
Hard bit decision circuitry can be built based upon the
preceding discussion. In fact, our original 8-PSK modifications
used a technique similar to this. The process was to take the I and
Q data streams from the A4 card and using the testing process
above, map the symbols to one of eight sectors. The mapping
indicated what noise free symbol the received symbol originally
was. Comparators were used to test for the conditions I>0, Q>0,
I>Q, and I>-Q. The outputs of these comparators drove logic gates
that made the sector determination. The result was then converted
to the appropriate analog voltage levels which represented the
estimates of the actual data on the I and Q channels.
The problem with this first generation scheme was twofold.
First, the circuit realizations were rather large. This was in
itself not a major problem. However, the second point was of some
concern. In this method of hard bit decision, the values of the
received I and Q data are dependant variables. This means that the
I and Q data streams must come onto the same board and then
interact with each other. This method also meant using several
logic gates to determine sector locations. Due to the interactions
of I and Q and the large number of TTL and analog devices on the
board, cross talk and instability became a real issue. Using this
method, I and Q could cross through zero volt levels at the same
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time. When this occurred, the comparators used for sector testing
oscillated and injected large amounts of noise into the system.
This method of hard bit decision was retired for one in which I and
Q could be independently evaluated. This first generation board
schematic is shown in figure 4.6 below.
Figure 4.6: Schematic of first generation Mod board.
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In the second method, a need still exists to determine the sector
location of the received symbol. However, it can be accomplished
in such a way that I and Q are independent variables rather than
dependent ones. The bit slicing method is far more improved
because it decreases the number of components needed to determine
bit levels and leaves the I channel and Q channel isolated.
This method is illustrated in Figure 4.7.
],Q : -065V .i,O : OV I,O = 0.65V
Level 1
--e
-0.92V
Level 8
®
-038V
Level, 3
0
0.38V
Level 4
'IF
0.92V
Figure 4.7: Quantizing method for hard bit decisions.
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Here, the I channel and Q channel data is individually compared to
the threshold levels. These threshold levels are at OV, +0.65V,
and -0.65V. They are set up in such a way that the threshold
value is midway between two symbol points (i.e. the mid point
between the 0.38V level and 0.92V level is 0.65V). When this is
actually implanted, the values will change. The reasons are
discussed later.
The seperate data channels are introduced to a comparator that
compares the data level in the channel to the threshold levels.
The results of these comparisons determine the level that should be
selected. For example, if the channel data is tested and found
that it is greater than -0.65V and greater than 0V, .but less than
0.65V, then the assumed result is that the original data level was
0.38V (level 3). If, however, the channel data level was found
less than -0.65V, then the result would be a level 1 of -0.92V as
the estimate for the original channel data.
Another way to view this process is in terms of quantizing.
Essentially, the received channel data is being quantized into 1 of
four levels.
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4.2 Board Design
Figure 4.8
modifications.
below shows a block diagram of the required
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Figure 4.8: Block diagram of the 8-PSK Mod board.
Recall now that the block diagram represents only one channel. The
remainder of this discussion will focus on the board development.
Bare in mind that the final modifications will require two of these
boards: one for the I channel and one for the Q channel. During
the ensuing discussion, where there are differences between the two
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boards, they will be noted. Otherwise, it is fair to assume that
the functionality of the two boards is identical. The board
development discussion will begin with the input to the data
filters and end with the output circuitry.
The quadrature detected baseband data comes from the A4 card
and enters the modification (MOD) board at the data filter. These
filters reside on the MOD board to make efficient use of space.
The data filter is a lowpass, Bessel filter with 3dB bandwidth of
2MHz and has a five pole roll-off. These data filters were custom
made by K&L Microwave.
From the filter, the data enters the first stage amplifiers.
Figure 4.9 below shows a picture of this waveform.
Figure 4.9: Picture of eye pattern at input to first stage amp.
Notice the eye pattern in the waveform indicating that the HRD is
indeed locked. The level of the data here is approximately
230mVpp. The first stage op amp delivers a gain of -3 to the
signal and the second stage op and grants a gain of -5. We
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incorporate a cascaded op amp structure for two reasons. First,
cascaded amps are more stable than a single amp that delivers a one
shot gain of +15. Secondly, for our applications, we added op amps
that had a large bandwidth gain product and fast-slow rate. The
amps we chose are op amps manufactured by Comlinear, Inc. They
have a large gain bandwidth product and fast-slow rate, 4000uV/S.
However, they are only stable in an inverting op amp mode. Hence,
we had to cascade two of them to obtain a positive gain and, thus,
force our need to split the gains. The second stage 0p amp has
circuitry to eliminate any DC offset. Elimination of the DC is
important because the next stage is the comparators and any DC
component will affect the comparator process. The output level of
the second stage OP amp is 3.5Vpp. The comparators perform better
with larger signal levels.
The next stage in the chain is the comparator stage. Three
comparators are used to perform the bit slicing mentioned earlier.
Recall that the thresholds were calculated for a signal whose peak
amplitude was 0.92V. In this case, we are driving the comparators
with a 3.5Vpp signal. So, our threshold (quantizing) levels must
reflect this change.
Also, the I channel and Q channel are different at this point.
Refer again to Figure 2.1. In this block diagram view, note the
bubble on the hard limiter UII on the A4 card. This hard limiter
is an inverting hard limiter.
must reflect this inversion.
is the Q channel board.
Thus, the data through our MOD board
The channel that needs the inversion
4O
We must jump ahead for one moment. The final stage amplifier
on the MOD board is an inverting type op-amp. So, without doing
anything else to the data, we can invert the Q channel data using
the final stage op amp. However, this means that the I channel
data will also be inverted. To correct the situation, we have
inverted the I channel data using the comparators. That is to say,
we test the Q channel data at the comparators for values greater
than the thresholds, and test the I channel data at the comparators
for values less than the thresholds.
in the I data channel to offset
inversion.
This gives us our inversion
the final state amplifiers
Figure 4.10 illustrates the quantization diagram for both the
I and Q channel data, as well as, illustrating how the comparators
are arrayed in each of the channels.
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Figure 4.10: Quantizing levels and quantizing method for I and Q.
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The threshold values were calculated in the following manner:
The signal levels entering the comparators are 3.5Vpp or 1.75Vpeak.
In chapter 4.1, the signal peak was assumed to be 0.92Vpeak
(derived from the cosine of the angle of the phase offset of the
constellation). The ratio of the original constellation level
values were:
cos(22.5°)/sin(22.5 °) = 0.924/0.383 = 2.412.
This ratio must be upheld when scaling the constellation values to
1.75Vpeak. Thus, the level 1 and level 4 quantizing points are
-1.75V and +1.75V respectively. To find the level 2 and level 3
quantizing points, we apply the previously calculated ratio. So,
level 2, level 3 = ±1.75V/2.412 = ±0.726.
Quantized Level 2 is at -0.73V and level 3 is at +0.73V. these
points are indicated in Figure 4.10.
The threshold levels are found by obtaining the midpoints
between two consecutive quantizing levels. The midpoint between
-0.73V and +0.73V is 0V, meaning, one threshold is at 0V. The
midpoint between ±0.73V and ±1.75V is ±1.24V. So, the other two
thresholds are set at ±1.24V.
Thus, the comparators quantize the channel data to one of the
four levels. The Q channel tests for points greater than the
thresholds and the I channel tests for points less than the
thresholds.
The comparators drive variable resistors that make up a
summing node to the final stage op amp. The levels out of the
comparators are TTL. The variable resistors can then be used to
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set the four levels out of the final stage amp to any value.
Resistor R9C sets the level 3 value in the I channel and level 1
value in the Q channel. Resistor R9B sets the level 2 value in the
I channel and the level 2 value in the Q channel. Resistor R9A sets
the level 1 value in the I channel and the level 3 value in the Q
channel. The fourth resistor (R9D) is a DC offset pot and is used
to set the level 4 quantizing point in both channels.
The final stage op amp has the sole purpose of giving the
output enough power to drive the multipliers on the A4 card. The
multipliers require +9dBm of drive. The op amps used for the final
stage are high power op amps that have good gain-bandwidth product
and are quite capable of delivering the +9dBm required.
The final problem to solve is the selection of output level
values. That is, what do the output levels need to be in order to
provide +9dBm to the multipliers? In the QPSKHRD, the multipliers
required signals with levels of 2.5Vpp. This level provided the
multiplier with the appropriate power. However, this is for QPSK
with only two levels.
For 8-PSK, we must match power requirements, but instead of
two levels, we have four levels. In order to derive the output
levels we must recognize that our four level system must provide
the same amount of drive as the two level system.
Figure 4.11 shows a typical 8-PSK channel waveform and
illustrates the four levels.
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Figure 4.11: Typical 8-PSK channel waveform.
Let the upper level be represented by V I and the second level by V 2.
Note the other levels can be represented by -VI, and -V 2.
write the power in this waveform (into a I_ resistor) as:
P0 = V21/2 + V22/2" (I)
The power required by the multiplier is:
% = (2.5/2)2= (1.25)2 (2)
From our previous relationship, we know that the original level
ratio must be maintained
follows that:
We can
(i.e. r = 0.92/0.38 = 2.412). So, it
VI/V 2 = r = 2.412
or, V I = 2.412 V 2. (3)
Now, equating equations (i) and (2) and subsituting
44
equation (3) into the result gives
1/212.412 V212 + 1/2 V22 = (1.25) 2
Solving yields, V2 = 0.68V. Using equation (3)
gives VI = 1.64V.
V
to solve for V I
So, the output levels would be as shown in Fiqure 4.12.
Es±imG±oP Ou±pu± Levels (8-PSK)
1.64V
0.68V
-0,68V
-1.64V
Figure 4.12: Mod board output waveform.
These levels can be established at the output by adjusting the R9
resistors, as described earlier.
Figure 4.13 shows an actual picture of the output of the final
stage amplifier.
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Figure 4.13: Eye pattern of the output waveform.
For this photo, the HRD is locked. Notice the clean eye pattern
compared to the eye pattern of Figure 4.9.
Figure 4.14 on page 47 shows the schematic of the HRD 8-PSK
MODboard. There are a few items worth noting. The circuit uses +5V
and -5V, as well as, +I5V and -15V. The voltages +15V and -15V are
obtained from the HRDpower supplies and then regulated to give +SV
and -5V. The MODboards were designed to replace the data filter
cards (A2 and A3 cards). Figure 4.15 on page 48 shows a top down
view of the inside of the HRD.
46
INPU1
_,/ 10 LOCK
/ I)EtECT _)'
'.-_ _ ,,_ r2o
Q -5u u
-_ .,, 9., .o
13 R8 R! ! Z.Z_ _ _f, mi_*% ' We
R12
C1 _ C)_ [ .. I "" _cB -7 - I-Sv fm_
•"_- -":_ _.FI_._"_-_:,_:T" r't-_.,_ IIII .__ IIpc:,"/
•=, m-t" ,, _._ _ce I I I I t:_h_ u..._l I I --'T m
_ "='j- _" Illl "'_ -':JI I I _-_ L8 _F_+C :iSV I
• : L8!1 .- l"_"
,., • I__--- -.=_"r-'-I-:,
tp* 0 I It_l _ _.#_ fl l =I_
0 _Tt T I I_ _JI I.:'-I'j
Lrl3371' / _ I _ 1 I T _ __ E'_l I _' P'*"
-,_o_ -_:>-_ "_o_'* II °_'_'"" T / _,_ -_&c_;-1--.25I _?.c,,,,_ "ff II ,J'?,' / '-_1J-" _ _ .Lc,, ÷ ._ " _o, 'f I [---..-_ l , _-,'.2
R1 +, "f ±' ,_9,,.tm I '_..--'__ .sc"' ' I /
Io PHRSE
• TP9
Figure 4.14: HRD 8-PSK mod board schematic.
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Note the cards vertical placements. The I channel and Q channel
MOD boards are to replace the cards marked A2 and A3 respectively.
Figure 4.16 on page 50 shows the component placement and
dimensionality of the new board design.All the potentiometers and
test points have been placed near the top of the board to
facilitate adjusting the boards for the required levels. The
appendix to this paper includes the procedures for aligning the
board as well as necessary resistor functions.
Note on the mod board that there are positions for two
comaprators. However, only one is used depending on the board type.
The board was designed to be able to operate in either channel. To
make the board a dedicated I channel board, the comparator labeled
I channel only is installed and the Q channel only comparator is
left off. Likewise for a dedicated Q channel board.
One added feature to this board is the ability to use the
board in a QPSK mode. Refer to Figure 4.14. If the jumpers
indicated by J9 and J2 are removed, this effectively eliminates two
levels from the output waveform. Thus, it allows the board to
operate in a QPSK mode. Essentially, this board can remain in
place for either operation. All that is required is to remove the
header block labeled Jl J2, shown in Figure 4.16, to allow QPSK
operation.
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Figure 4.16: Assembly drawing of the 8-PSK Hod board.
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5.0 Test Results
The 8-PSK MOD boards were assembled and incorporated into the
HRD. The I channel board was inserted in the A2 card slot and the
Q channel board was inserted in the A3 card slot. The 8-PSK MOD
boards were connected to the HRD. The HRD was then incorporated
into the test set-up as shown in Figure 5.0.
L;nk Anolyzer
Notre Do_e
TCM Encoder vc°rch°n°eLI r ISirtul_tor Upconver totModulo tot (AWGN)
C(ock
Vec%or
Anolyzer
Mod;fied
H;gh Rote
Demodut o tot
Spec%ru_
AnotyZer
Recovered Corrier
Figure 5.0: Test setup for testing HRD modifications.
The setup was configured to run a iMbps data rate. The link
analyzer generated a random serial data stream which was fed to the
TCM encoder. The Notre Dame TCM encoder generated the 8-PSK symbol
set from the serial data stream. Next, the 3 bit 8-PSK symbols
were given to the Vector Modulator. The Vector Modulator used the
three bits to modulate a 15MHz carrier. The carrier had noise
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added to it in the channel simulator and the result was upconverted
to 370MHz and sent into the HRD. The I and Q channel data was from
the HRD to the Vector Analyzer where the 8-PSK constellation was
viewed.
Figure 5.1 is a picture of the demodulated HRD output (I and
Q signal constellation) before the HRD was locked.
Figure 5.1: HRD output in unlocked state.
Note how the circle is a single trace with 8 signal points barely
visible. Figure 5.2 is a picture of the signal constellation with
the HRD locked.
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Figure 5.2: Locked HRD with no noise.
The constellation now has 8 distinct symbol points. This picture
is for a signal with no noise added. Figure 5.3 shows a picture cf
the signal constellation when noise is added to the signal.
Figure 5.3: Locked HRD output with noise added to signal.
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Notice the mountains of probability surrounding each symbol.
Finally, figure 5.4 shows the output of the A4 card. This
picture is the error signal generated by the PLL. The error signal
goes to zero as it should. The non-zero zones of the error signal
are due to the inter symbol interference (ISI) at the bit
transitions.
As of this writing, no bit error rate test had been conducted
using the modified HRD. These tests are to be conducted sometime
in the future.
Still, the fact that the HRD demodulated 8-PSK data is
encouraging. Of course, the HRD had to be tricked into locking,
but none-the-less, the modifications performed exactly as expected.
In fact, there is some data that might support the fact that the
modifications improved the HRD's performance in the QPSK mode.
54
6.0 Conclusions
This paper presented the analysis and design of modifications
needed to convert a QPSK demodulator into a demodulator capable of
handling an 8-PSK modulated carrier.
Our results showed that we could successfully modify the
existing HRD to work in the 8-PSK mode. Albeit, our success was
dependent on our being able to force the HRD into the lock state.
Still, we recovered good data from the HRD and accomplished what we
intended to do.
The steps to undertake in the future are basic from our point
of view. First, the lock detector needs to be reworked, if the
modified HRD is to ever be used in real time applications.
Secondly, the data rates that the 8-PSK MOD boards were designed to
handle are to slow for real time applications. The modifications
will have to be reworked to allow higher data rates. This would
involve replacing the current filters with filters of larger
bandwidth. The comparators might also need upgrading if the data
rates are pushed above 10Mbps. Finally, bit error rates must be
tested with the modified HRD before it is incorporated into the
final system. If it performs worse than the original HRD did in
the QPSK mode, then there is no need for further investigation.
Bit error rates have not been currently investigated due to a lack
of hardware.
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APPENDIX
The information contained in the Appendix is designed to aid
in the installation and alignment of the HRD 8-PSK modification
boards.
The boards must first be built with the proper components. If
an I channel board is to be built, be sure the comparator, U5, is
installed in the board. Leave the comparator, U6, off the board.
If Q channel board is to be built, be sure to install the U6
comparator and leave the U5 comparator off the board. Note: a
channel 1 board is an I channel board and a channel 2 board is a Q
channel board.
Insert the HRD 8-PSK MOD board into the proper slot. If the
board is an I channel board, insert it into the A2 card slot.
Place a 50 ohm SMA terminator on the J5 output connector. On
the input inject a 500KHz sine wave with magnitude 230mVpp.
Turn the power switch on the HRD to ON. Place a fluke meter
positive probe into TP9. Adjust R1 until the voltage at TPI reads
-5.2VDC on the Fluke. Next, place the positive probe of the Fluke
meter into TP2. Adjust R2 until the Fluke reads +5.2VDC.
The next step is to place the positive probe of the Fluke
meter into TP6. Adjust R6 until the Fluke reads 1.24VDC. Place
Fluke probe into TP7. Adjust R7 until the Fluke reads -I.24VDC.
The following steps require the use of an oscilloscope.
Place the scope probe on TP5. Adjust R4 until there is minimum
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DC offset.
Now, place the scope probe on TPS. You should measure a
signal with 3.5Vpp. If you do not, adjust the input signal level
until 3.5Vpp is reached at TP5. With this completed, place the
scope probe on TPg. Following one of the following alignment
strategies, depending on what board you are working on:
(See figure AI)
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Fiqure AI: Level indication in output signal.
i.) FOR THE I CHANNEL BOARD:
a) adjust RgD until level 4 is at 1.62V
b) adjust R9C until level 3 is at 0.68V
c) adjust RgB until level 2 is at -0.68V
d) adjust r(a until level 1 is at -1.62V
57
2.) FOR THE Q CHANNELBOARD:
a) adjust RgD until level 4 is at 1.62V
b) adjust rgA until level 3 is at 0.62V
c) adjust RgB until level 2 is at -0.62V
d) adjust Rgc until level 1 is at -1.62V
NOW, turn the power off to the HRD. Connect the cables inside
the box to the MOD cards in the following fashion:
I) connect A4J3 to channel 1 J4
2) connect A4JI2 to channel 1 J5
3) connect A4J2 to channel 2 J4
4) connect A4J7 to channel 2 J5
Note that A4JI2 and A4J7 are the two black SMA cables soldered
directly onto the A4 card. The cable nearest the A4JI2 connector
is the A4JI2 line.
Finally, turn the power back on to the HRD. With the scope
probe still connected to TP9, adjust the R9 resistors again to
achieve the best output level alignments following the steps given
above for the I channel card and for the Q channel card.
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